Searched refs:ADC_SSMUX1_MUX1_M (Results 1 – 11 of 11) sorted by relevance
610 #define ADC_SSMUX1_MUX1_M 0x000000F0 // 2nd Sample Input Select macro
620 #define ADC_SSMUX1_MUX1_M 0x000000F0 // 2nd Sample Input Select macro
5610 #define ADC_SSMUX1_MUX1_M 0x000000F0 // 2nd Sample Input Select macro
6177 #define ADC_SSMUX1_MUX1_M 0x000000F0 // 2nd Sample Input Select macro
6283 #define ADC_SSMUX1_MUX1_M 0x000000F0 // 2nd Sample Input Select macro
547 #define ADC_SSMUX1_MUX1_M 0x000000F0 // 2nd Sample Input Select macro
5678 #define ADC_SSMUX1_MUX1_M 0x000000F0 // 2nd Sample Input Select macro
5785 #define ADC_SSMUX1_MUX1_M 0x000000F0 // 2nd Sample Input Select macro
Completed in 283 milliseconds