Searched refs:ADC_SSMUX1_MUX3_M (Results 1 – 11 of 11) sorted by relevance
608 #define ADC_SSMUX1_MUX3_M 0x0000F000 // 4th Sample Input Select macro
618 #define ADC_SSMUX1_MUX3_M 0x0000F000 // 4th Sample Input Select macro
5608 #define ADC_SSMUX1_MUX3_M 0x0000F000 // 4th Sample Input Select macro
6175 #define ADC_SSMUX1_MUX3_M 0x0000F000 // 4th Sample Input Select macro
6281 #define ADC_SSMUX1_MUX3_M 0x0000F000 // 4th Sample Input Select macro
545 #define ADC_SSMUX1_MUX3_M 0x0000F000 // 4th Sample Input Select macro
5676 #define ADC_SSMUX1_MUX3_M 0x0000F000 // 4th Sample Input Select macro
5783 #define ADC_SSMUX1_MUX3_M 0x0000F000 // 4th Sample Input Select macro
Completed in 328 milliseconds