Searched refs:ADC_SSMUX2_MUX1_M (Results 1 – 11 of 11) sorted by relevance
733 #define ADC_SSMUX2_MUX1_M 0x000000F0 // 2nd Sample Input Select macro
743 #define ADC_SSMUX2_MUX1_M 0x000000F0 // 2nd Sample Input Select macro
5701 #define ADC_SSMUX2_MUX1_M 0x000000F0 // 2nd Sample Input Select macro
6282 #define ADC_SSMUX2_MUX1_M 0x000000F0 // 2nd Sample Input Select macro
6406 #define ADC_SSMUX2_MUX1_M 0x000000F0 // 2nd Sample Input Select macro
648 #define ADC_SSMUX2_MUX1_M 0x000000F0 // 2nd Sample Input Select macro
5801 #define ADC_SSMUX2_MUX1_M 0x000000F0 // 2nd Sample Input Select macro
5908 #define ADC_SSMUX2_MUX1_M 0x000000F0 // 2nd Sample Input Select macro
Completed in 971 milliseconds