Home
last modified time | relevance | path

Searched refs:ALT0 (Results 1 – 16 of 16) sorted by relevance

/bsp/nxp/imx/imx6sx/cortex-a9/board/
A Deim_iomux_config.c55 BF_IOMUXC_SW_MUX_CTL_PAD_EIM_AD00_MUX_MODE_V(ALT0)); in eim_iomux_config()
123 BF_IOMUXC_SW_MUX_CTL_PAD_EIM_AD01_MUX_MODE_V(ALT0)); in eim_iomux_config()
191 BF_IOMUXC_SW_MUX_CTL_PAD_EIM_AD02_MUX_MODE_V(ALT0)); in eim_iomux_config()
259 BF_IOMUXC_SW_MUX_CTL_PAD_EIM_AD03_MUX_MODE_V(ALT0)); in eim_iomux_config()
327 BF_IOMUXC_SW_MUX_CTL_PAD_EIM_AD04_MUX_MODE_V(ALT0)); in eim_iomux_config()
395 BF_IOMUXC_SW_MUX_CTL_PAD_EIM_AD05_MUX_MODE_V(ALT0)); in eim_iomux_config()
463 BF_IOMUXC_SW_MUX_CTL_PAD_EIM_AD06_MUX_MODE_V(ALT0)); in eim_iomux_config()
531 BF_IOMUXC_SW_MUX_CTL_PAD_EIM_AD07_MUX_MODE_V(ALT0)); in eim_iomux_config()
599 BF_IOMUXC_SW_MUX_CTL_PAD_EIM_AD08_MUX_MODE_V(ALT0)); in eim_iomux_config()
667 BF_IOMUXC_SW_MUX_CTL_PAD_EIM_AD09_MUX_MODE_V(ALT0)); in eim_iomux_config()
[all …]
A Dipu1_iomux_config.c56 BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA04_MUX_MODE_V(ALT0)); in ipu1_iomux_config()
125 BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA05_MUX_MODE_V(ALT0)); in ipu1_iomux_config()
194 BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA06_MUX_MODE_V(ALT0)); in ipu1_iomux_config()
263 BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA07_MUX_MODE_V(ALT0)); in ipu1_iomux_config()
332 BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA08_MUX_MODE_V(ALT0)); in ipu1_iomux_config()
401 BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA09_MUX_MODE_V(ALT0)); in ipu1_iomux_config()
469 BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA10_MUX_MODE_V(ALT0)); in ipu1_iomux_config()
1402 BF_IOMUXC_SW_MUX_CTL_PAD_DI0_PIN02_MUX_MODE_V(ALT0)); in ipu1_iomux_config()
1469 BF_IOMUXC_SW_MUX_CTL_PAD_DI0_PIN03_MUX_MODE_V(ALT0)); in ipu1_iomux_config()
1537 BF_IOMUXC_SW_MUX_CTL_PAD_DI0_PIN04_MUX_MODE_V(ALT0)); in ipu1_iomux_config()
[all …]
A Dgpmi_iomux_config.c52 BF_IOMUXC_SW_MUX_CTL_PAD_NAND_ALE_MUX_MODE_V(ALT0)); in gpmi_iomux_config()
116 BF_IOMUXC_SW_MUX_CTL_PAD_NAND_CS0_B_MUX_MODE_V(ALT0)); in gpmi_iomux_config()
182 BF_IOMUXC_SW_MUX_CTL_PAD_NAND_CS1_B_MUX_MODE_V(ALT0)); in gpmi_iomux_config()
246 BF_IOMUXC_SW_MUX_CTL_PAD_NAND_CLE_MUX_MODE_V(ALT0)); in gpmi_iomux_config()
311 BF_IOMUXC_SW_MUX_CTL_PAD_NAND_DATA00_MUX_MODE_V(ALT0)); in gpmi_iomux_config()
376 BF_IOMUXC_SW_MUX_CTL_PAD_NAND_DATA01_MUX_MODE_V(ALT0)); in gpmi_iomux_config()
441 BF_IOMUXC_SW_MUX_CTL_PAD_NAND_DATA02_MUX_MODE_V(ALT0)); in gpmi_iomux_config()
506 BF_IOMUXC_SW_MUX_CTL_PAD_NAND_DATA03_MUX_MODE_V(ALT0)); in gpmi_iomux_config()
571 BF_IOMUXC_SW_MUX_CTL_PAD_NAND_DATA04_MUX_MODE_V(ALT0)); in gpmi_iomux_config()
895 BF_IOMUXC_SW_MUX_CTL_PAD_NAND_READY_MUX_MODE_V(ALT0)); in gpmi_iomux_config()
[all …]
A Dusdhc3_iomux_config.c54 BF_IOMUXC_SW_MUX_CTL_PAD_SD3_CLK_MUX_MODE_V(ALT0)); in usdhc3_iomux_config()
129 BF_IOMUXC_SW_MUX_CTL_PAD_SD3_CMD_MUX_MODE_V(ALT0)); in usdhc3_iomux_config()
195 BF_IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0_MUX_MODE_V(ALT0)); in usdhc3_iomux_config()
261 BF_IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1_MUX_MODE_V(ALT0)); in usdhc3_iomux_config()
325 BF_IOMUXC_SW_MUX_CTL_PAD_SD3_DATA2_MUX_MODE_V(ALT0)); in usdhc3_iomux_config()
390 BF_IOMUXC_SW_MUX_CTL_PAD_SD3_DATA3_MUX_MODE_V(ALT0)); in usdhc3_iomux_config()
455 BF_IOMUXC_SW_MUX_CTL_PAD_SD3_DATA4_MUX_MODE_V(ALT0)); in usdhc3_iomux_config()
520 BF_IOMUXC_SW_MUX_CTL_PAD_SD3_DATA5_MUX_MODE_V(ALT0)); in usdhc3_iomux_config()
585 BF_IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6_MUX_MODE_V(ALT0)); in usdhc3_iomux_config()
650 BF_IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7_MUX_MODE_V(ALT0)); in usdhc3_iomux_config()
[all …]
A Dusdhc1_iomux_config.c122 BF_IOMUXC_SW_MUX_CTL_PAD_SD1_CLK_MUX_MODE_V(ALT0)); in usdhc1_iomux_config()
197 BF_IOMUXC_SW_MUX_CTL_PAD_SD1_CMD_MUX_MODE_V(ALT0)); in usdhc1_iomux_config()
262 BF_IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0_MUX_MODE_V(ALT0)); in usdhc1_iomux_config()
328 BF_IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1_MUX_MODE_V(ALT0)); in usdhc1_iomux_config()
396 BF_IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2_MUX_MODE_V(ALT0)); in usdhc1_iomux_config()
464 BF_IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3_MUX_MODE_V(ALT0)); in usdhc1_iomux_config()
A Dflexcan2_iomux_config.c56 BF_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4_MUX_MODE_V(ALT0)); in flexcan2_iomux_config()
133 BF_IOMUXC_SW_MUX_CTL_PAD_KEY_COL4_MUX_MODE_V(ALT0)); in flexcan2_iomux_config()
A Desai_iomux_config.c134 BF_IOMUXC_SW_MUX_CTL_PAD_GPIO09_MUX_MODE_V(ALT0)); in esai_iomux_config()
212 BF_IOMUXC_SW_MUX_CTL_PAD_GPIO17_MUX_MODE_V(ALT0)); in esai_iomux_config()
369 BF_IOMUXC_SW_MUX_CTL_PAD_GPIO05_MUX_MODE_V(ALT0)); in esai_iomux_config()
A Dccm_iomux_config.c56 BF_IOMUXC_SW_MUX_CTL_PAD_GPIO00_MUX_MODE_V(ALT0)); in ccm_iomux_config()
A Dmlb_iomux_config.c56 BF_IOMUXC_SW_MUX_CTL_PAD_ENET_TX_DATA1_MUX_MODE_V(ALT0)); in mlb_iomux_config()
/bsp/raspberry-pi/raspi4-64/drivers/
A Ddrv_spi.c240 .sclk_mode = ALT0,
242 .mosi_mode = ALT0,
244 .miso_mode = ALT0,
248 .ce0_mode = ALT0,
253 .ce1_mode = ALT0,
A Ddrv_uart.c79 prev_raspi_pin_mode(GPIO_PIN_14, ALT0); in uart_configure()
80 prev_raspi_pin_mode(GPIO_PIN_15, ALT0); in uart_configure()
A Ddrv_gpio.h122 ALT0 = 0b100, enumerator
/bsp/raspberry-pi/raspi4-32/driver/
A Ddrv_spi.c240 .sclk_mode = ALT0,
242 .mosi_mode = ALT0,
244 .miso_mode = ALT0,
248 .ce0_mode = ALT0,
253 .ce1_mode = ALT0,
A Ddrv_i2c.c203 .sda_mode = ALT0,
204 .scl_mode = ALT0,
223 .sda_mode = ALT0,
224 .scl_mode = ALT0,
A Ddrv_uart.c74 prev_raspi_pin_mode(GPIO_PIN_14, ALT0); in uart_configure()
75 prev_raspi_pin_mode(GPIO_PIN_15, ALT0); in uart_configure()
A Ddrv_gpio.h122 ALT0 = 0b100, enumerator

Completed in 39 milliseconds