Home
last modified time | relevance | path

Searched refs:ARM_TIMER_BASE (Results 1 – 6 of 6) sorted by relevance

/bsp/raspberry-pi/raspi2/driver/
A Dbcm283x.h53 #define ARM_TIMER_BASE (PER_BASE + 0xB000) macro
55 #define ARM_TIMER_LOAD HWREG32(ARM_TIMER_BASE + 0x400)
56 #define ARM_TIMER_VALUE HWREG32(ARM_TIMER_BASE + 0x404)
57 #define ARM_TIMER_CTRL HWREG32(ARM_TIMER_BASE + 0x408)
58 #define ARM_TIMER_IRQCLR HWREG32(ARM_TIMER_BASE + 0x40C)
59 #define ARM_TIMER_RAWIRQ HWREG32(ARM_TIMER_BASE + 0x410)
60 #define ARM_TIMER_MASKIRQ HWREG32(ARM_TIMER_BASE + 0x414)
61 #define ARM_TIMER_RELOAD HWREG32(ARM_TIMER_BASE + 0x418)
62 #define ARM_TIMER_PREDIV HWREG32(ARM_TIMER_BASE + 0x41C)
63 #define ARM_TIMER_CNTR HWREG32(ARM_TIMER_BASE + 0x420)
/bsp/raspberry-pi/raspi4-32/driver/
A Draspi4.h40 #define ARM_TIMER_BASE (PER_BASE + 0xB000) macro
41 #define ARM_TIMER_LOAD HWREG32(ARM_TIMER_BASE + 0x400)
42 #define ARM_TIMER_VALUE HWREG32(ARM_TIMER_BASE + 0x404)
43 #define ARM_TIMER_CTRL HWREG32(ARM_TIMER_BASE + 0x408)
44 #define ARM_TIMER_IRQCLR HWREG32(ARM_TIMER_BASE + 0x40C)
45 #define ARM_TIMER_RAWIRQ HWREG32(ARM_TIMER_BASE + 0x410)
46 #define ARM_TIMER_MASKIRQ HWREG32(ARM_TIMER_BASE + 0x414)
47 #define ARM_TIMER_RELOAD HWREG32(ARM_TIMER_BASE + 0x418)
48 #define ARM_TIMER_PREDIV HWREG32(ARM_TIMER_BASE + 0x41C)
49 #define ARM_TIMER_CNTR HWREG32(ARM_TIMER_BASE + 0x420)
/bsp/raspberry-pi/raspi3-32/driver/
A Draspi.h276 #define ARM_TIMER_BASE (PER_BASE + 0xB000) macro
277 #define ARM_TIMER_LOAD HWREG32(ARM_TIMER_BASE + 0x400)
278 #define ARM_TIMER_VALUE HWREG32(ARM_TIMER_BASE + 0x404)
279 #define ARM_TIMER_CTRL HWREG32(ARM_TIMER_BASE + 0x408)
280 #define ARM_TIMER_IRQCLR HWREG32(ARM_TIMER_BASE + 0x40C)
281 #define ARM_TIMER_RAWIRQ HWREG32(ARM_TIMER_BASE + 0x410)
282 #define ARM_TIMER_MASKIRQ HWREG32(ARM_TIMER_BASE + 0x414)
283 #define ARM_TIMER_RELOAD HWREG32(ARM_TIMER_BASE + 0x418)
284 #define ARM_TIMER_PREDIV HWREG32(ARM_TIMER_BASE + 0x41C)
285 #define ARM_TIMER_CNTR HWREG32(ARM_TIMER_BASE + 0x420)
/bsp/raspberry-pi/raspi3-64/driver/
A Draspi.h280 #define ARM_TIMER_BASE (PER_BASE + 0xB000) macro
281 #define ARM_TIMER_LOAD __REG32(ARM_TIMER_BASE + 0x400)
282 #define ARM_TIMER_VALUE __REG32(ARM_TIMER_BASE + 0x404)
283 #define ARM_TIMER_CTRL __REG32(ARM_TIMER_BASE + 0x408)
284 #define ARM_TIMER_IRQCLR __REG32(ARM_TIMER_BASE + 0x40C)
285 #define ARM_TIMER_RAWIRQ __REG32(ARM_TIMER_BASE + 0x410)
286 #define ARM_TIMER_MASKIRQ __REG32(ARM_TIMER_BASE + 0x414)
287 #define ARM_TIMER_RELOAD __REG32(ARM_TIMER_BASE + 0x418)
288 #define ARM_TIMER_PREDIV __REG32(ARM_TIMER_BASE + 0x41C)
289 #define ARM_TIMER_CNTR __REG32(ARM_TIMER_BASE + 0x420)
/bsp/raspberry-pi/raspi4-64/drivers/
A Dboard.c41 size_t arm_timer_base = ARM_TIMER_BASE;
A Draspi4.h57 #define ARM_TIMER_BASE (PER_BASE + 0xB000) macro

Completed in 15 milliseconds