Searched refs:BSP_CFG_CLMA1_CMPL (Results 1 – 6 of 6) sorted by relevance

/bsp/renesas/rzn2l_etherkit/rzn_gen/
A D	bsp_clock_cfg.h	18 #define BSP_CFG_CLMA1_CMPL (1) /* CLMA1 CMPL 1 */ macro
/bsp/renesas/rzn2l_rsk/rzn_gen/
A D	bsp_clock_cfg.h	18 #define BSP_CFG_CLMA1_CMPL (1) /* CLMA1 CMPL 1 */ macro
/bsp/renesas/rzt2m_rsk/rzt_gen/
A D	bsp_clock_cfg.h	18 #define BSP_CFG_CLMA1_CMPL (1) /* CLMA1 CMPL 1 */ macro
/bsp/renesas/rzn2l_etherkit/rzn/fsp/src/bsp/mcu/all/
A D	bsp_clocks.c	301 R_CLMA1->CMPL = BSP_CFG_CLMA1_CMPL; in bsp_clock_init()
/bsp/renesas/rzn2l_rsk/rzn/fsp/src/bsp/mcu/all/
A D	bsp_clocks.c	301 R_CLMA1->CMPL = BSP_CFG_CLMA1_CMPL; in bsp_clock_init()
/bsp/renesas/rzt2m_rsk/rzt/fsp/src/bsp/mcu/all/
A D	bsp_clocks.c	333 R_CLMA1->CMPL = BSP_CFG_CLMA1_CMPL; in bsp_clock_init()

Completed in 16 milliseconds

Last Index update Fri Aug 22 02:45:11 CST 2025