Home
last modified time | relevance | path

Searched refs:BSP_CFG_CLMA2_CMPL (Results 1 – 6 of 6) sorted by relevance

/bsp/renesas/rzn2l_etherkit/rzn_gen/
A Dbsp_clock_cfg.h19 #define BSP_CFG_CLMA2_CMPL (1) /* CLMA2 CMPL 1 */ macro
/bsp/renesas/rzn2l_rsk/rzn_gen/
A Dbsp_clock_cfg.h19 #define BSP_CFG_CLMA2_CMPL (1) /* CLMA2 CMPL 1 */ macro
/bsp/renesas/rzt2m_rsk/rzt_gen/
A Dbsp_clock_cfg.h19 #define BSP_CFG_CLMA2_CMPL (1) /* CLMA2 CMPL 1 */ macro
/bsp/renesas/rzn2l_etherkit/rzn/fsp/src/bsp/mcu/all/
A Dbsp_clocks.c324 R_CLMA2->CMPL = BSP_CFG_CLMA2_CMPL; in bsp_clock_init()
/bsp/renesas/rzn2l_rsk/rzn/fsp/src/bsp/mcu/all/
A Dbsp_clocks.c324 R_CLMA2->CMPL = BSP_CFG_CLMA2_CMPL; in bsp_clock_init()
/bsp/renesas/rzt2m_rsk/rzt/fsp/src/bsp/mcu/all/
A Dbsp_clocks.c356 R_CLMA2->CMPL = BSP_CFG_CLMA2_CMPL; in bsp_clock_init()

Completed in 14 milliseconds