Home
last modified time | relevance | path

Searched refs:BSP_PRV_SDRAM_MR_OP_MODE (Results 1 – 6 of 6) sorted by relevance

/bsp/renesas/ra4e2-eco/ra/fsp/src/bsp/mcu/all/
A Dbsp_sdram.c28 #define BSP_PRV_SDRAM_MR_OP_MODE (0U) /* MR.M8:M7 : Standard Operation */ macro
102 (BSP_PRV_SDRAM_MR_OP_MODE << 7) |
/bsp/renesas/ra6e2-fpb/ra/fsp/src/bsp/mcu/all/
A Dbsp_sdram.c28 #define BSP_PRV_SDRAM_MR_OP_MODE (0U) /* MR.M8:M7 : Standard Operation */ macro
102 (BSP_PRV_SDRAM_MR_OP_MODE << 7) |
/bsp/renesas/ra8d1-vision-board/ra/board/ra8d1_ek/
A Dboard_sdram.c145 #define BSP_PRV_SDRAM_MR_OP_MODE (0U) /* MR.M8:M7 : Standard Operation */ macro
217 (uint16_t) (BSP_PRV_SDRAM_MR_OP_MODE << 7)) | in bsp_sdram_init()
/bsp/renesas/ra8d1-ek/ra/board/ra8d1_ek/
A Dboard_sdram.c145 #define BSP_PRV_SDRAM_MR_OP_MODE (0U) /* MR.M8:M7 : Standard Operation */ macro
217 (uint16_t) (BSP_PRV_SDRAM_MR_OP_MODE << 7)) | in bsp_sdram_init()
/bsp/renesas/ra8d1-vision-board/board/ports/
A Ddrv_sdram.c142 #define BSP_PRV_SDRAM_MR_OP_MODE (0U) /* MR.M8:M7 : Standard Operation */ macro
214 (uint16_t)(BSP_PRV_SDRAM_MR_OP_MODE << 7)) | in drv_sdram_init()
/bsp/renesas/ra8d1-ek/board/ports/
A Ddrv_sdram.c134 #define BSP_PRV_SDRAM_MR_OP_MODE (0U) /* MR.M8:M7 : Standard Operation */ macro
206 (uint16_t) (BSP_PRV_SDRAM_MR_OP_MODE << 7)) | in drv_sdram_init()

Completed in 18 milliseconds