Home
last modified time | relevance | path

Searched refs:CLK (Results 1 – 25 of 52) sorted by relevance

123

/bsp/nuvoton/libraries/ma35/rtt_port/
A Ddrv_sys.c244 CLK->PWRCTL |= (CLK_PWRCTL_HXTEN_Msk | CLK_PWRCTL_HIRCEN_Msk); in nu_clock_raise()
245 if (CLK->STATUS & CLK_STATUS_HXTSTB_Msk) // Check Ready in nu_clock_raise()
249 else if (CLK->STATUS & CLK_STATUS_HIRCSTB_Msk) // Check Ready in nu_clock_raise()
267 CLK->CLKSEL0 = (CLK->CLKSEL0 & (~CLK_CLKSEL0_CA35CKSEL_Msk)) | CLK_CLKSEL0_CA35CKSEL_DDRPLL; in nu_clock_raise()
286 CLK->CLKSEL0 = (CLK->CLKSEL0 & (~CLK_CLKSEL0_CA35CKSEL_Msk)) | CLK_CLKSEL0_CA35CKSEL_CAPLL; in nu_clock_raise()
A Ddrv_ssmcc.c21 CLK->APBCLK2 |= CLK_APBCLK2_SSMCCEN_Msk; in nu_ssmcc_init()
A Ddrv_sspcc.c24 CLK->APBCLK2 |= CLK_APBCLK2_SSPCCEN_Msk; in nu_sspcc_init()
/bsp/Vango/v85xxp/Libraries/VangoV85xxP_standard_peripheral/Source/
A Dlib_iso7816.c40 ISO7816x->CLK = ISO7816_CLK_RSTValue; in ISO7816_DeInit()
182 tmp = ISO7816x->CLK; in ISO7816_CLKDIVConfig()
185 ISO7816x->CLK = tmp; in ISO7816_CLKDIVConfig()
204 ISO7816x->CLK |= ISO7816_CLK_CLKEN; in ISO7816_CLKOutputCmd()
208 ISO7816x->CLK &= ~ISO7816_CLK_CLKEN; in ISO7816_CLKOutputCmd()
/bsp/Vango/v85xx/Libraries/VangoV85xx_standard_peripheral/Source/
A Dlib_iso7816.c110 ISO7816x->CLK = ISO7816_CLK_RSTValue; in ISO7816_DeInit()
172 tmp = ISO7816x->CLK; in ISO7816_CLKDIVConfig()
175 ISO7816x->CLK = tmp; in ISO7816_CLKDIVConfig()
194 ISO7816x->CLK |= ISO7816_CLK_CLKEN; in ISO7816_CLKOutputCmd()
198 ISO7816x->CLK &= ~ISO7816_CLK_CLKEN; in ISO7816_CLKOutputCmd()
/bsp/nuvoton/numaker-m032ki/board/NuClockConfig/
A Dnutool_modclkcfg.c428 CLK->PLLCTL = (CLK->PLLCTL & ~(0x000FFFFFul)) | 0x0008C02Eul; in nutool_modclkcfg_init_base()
438 CLK->PCLKDIV = (CLK_PCLKDIV_APB0DIV_DIV1 | CLK_PCLKDIV_APB1DIV_DIV1); in nutool_modclkcfg_init_base()
/bsp/ht32/libraries/HT32_STD_5xxxx_FWLib/library/HT32F5xxxx_Driver/inc/
A Dht32f5xxxx_sci.h183 #define IS_SCI_CLK(CLK) ((CLK == SCI_CLK_HIGH) || \ argument
184 (CLK == SCI_CLK_LOW))
/bsp/ht32/libraries/HT32_STD_1xxxx_FWLib/library/HT32F1xxxx_Driver/inc/
A Dht32f1xxxx_sci.h183 #define IS_SCI_CLK(CLK) ((CLK == SCI_CLK_HIGH) || \ argument
184 (CLK == SCI_CLK_LOW))
/bsp/nuvoton/libraries/m480/rtt_port/
A Ddrv_bpwm.c136 u32Src = CLK->CLKSEL2 & CLK_CLKSEL2_BPWM0SEL_Msk; in nu_bpwm_clksr()
140 u32Src = CLK->CLKSEL2 & CLK_CLKSEL2_BPWM1SEL_Msk; in nu_bpwm_clksr()
A Ddrv_clk.c268 CLK->IOPDCTL = 1; in rt_hw_pm_init()
271 CLK->PMUSTS = CLK_PMUSTS_CLRWK_Msk; in rt_hw_pm_init()
A Ddrv_epwm.c140 u32Src = CLK->CLKSEL2 & CLK_CLKSEL2_EPWM0SEL_Msk; in nu_epwm_clksr()
144 u32Src = CLK->CLKSEL2 & CLK_CLKSEL2_EPWM1SEL_Msk; in nu_epwm_clksr()
/bsp/nuvoton/libraries/m031/rtt_port/
A Ddrv_bpwm.c136 u32Src = CLK->CLKSEL2 & CLK_CLKSEL2_BPWM0SEL_Msk; in nu_bpwm_clksr()
140 u32Src = CLK->CLKSEL2 & CLK_CLKSEL2_BPWM1SEL_Msk; in nu_bpwm_clksr()
A Ddrv_pwm.c138 u32Src = CLK->CLKSEL2 & CLK_CLKSEL2_PWM0SEL_Msk; in nu_pwm_clksr()
142 u32Src = CLK->CLKSEL2 & CLK_CLKSEL2_PWM1SEL_Msk; in nu_pwm_clksr()
/bsp/nuvoton/libraries/m2354/rtt_port/
A Ddrv_bpwm.c136 u32Src = CLK->CLKSEL2 & CLK_CLKSEL2_BPWM0SEL_Msk; in nu_bpwm_clksr()
140 u32Src = CLK->CLKSEL2 & CLK_CLKSEL2_BPWM1SEL_Msk; in nu_bpwm_clksr()
A Ddrv_clk.c271 CLK->IOPDCTL = 1; in rt_hw_pm_init()
274 CLK->PMUSTS = CLK_PMUSTS_CLRWK_Msk; in rt_hw_pm_init()
A Ddrv_epwm.c140 u32Src = CLK->CLKSEL2 & CLK_CLKSEL2_EPWM0SEL_Msk; in nu_epwm_clksr()
144 u32Src = CLK->CLKSEL2 & CLK_CLKSEL2_EPWM1SEL_Msk; in nu_epwm_clksr()
/bsp/tm4c123bsp/board/
A DKconfig201 prompt "I2C0 CLK frequency"
217 prompt "I2C1 CLK frequency"
233 prompt "I2C2 CLK frequency"
249 prompt "I2C3 CLK frequency"
/bsp/nuvoton/numaker-pfm-m487/board/NuClockConfig/
A Dnutool_modclkcfg.c932 CLK->PLLCTL = (CLK->PLLCTL & ~(0x000FFFFFul)) | 0x0000421Eul; in nutool_modclkcfg_init_base()
942 CLK->PCLKDIV = (CLK_PCLKDIV_PCLK0DIV2 | CLK_PCLKDIV_PCLK1DIV2); in nutool_modclkcfg_init_base()
/bsp/nuvoton/numaker-iot-m487/board/NuClockConfig/
A Dnutool_modclkcfg.c932 CLK->PLLCTL = (CLK->PLLCTL & ~(0x000FFFFFul)) | 0x0000421Eul; in nutool_modclkcfg_init_base()
942 CLK->PCLKDIV = (CLK_PCLKDIV_PCLK0DIV2 | CLK_PCLKDIV_PCLK1DIV2); in nutool_modclkcfg_init_base()
/bsp/rockchip/common/rk_hal/lib/CMSIS/Device/RK2108/Include/
A Drk2108.h11546 #define CLK(mux, div) \ macro
11555 PCLK_DSP = CLK(0U, PCLK_DSP_DIV),
11557 PCLK_SHRM = CLK(0U, PCLK_SHRM_DIV),
11560 CLK_UART0 = CLK(SCLK_UART0_SEL, 0U),
11563 CLK_UART1 = CLK(SCLK_UART1_SEL, 0U),
11567 CLK_I2C0 = CLK(0U, CLK_I2C0_DIV),
11568 CLK_I2C1 = CLK(0U, CLK_I2C1_DIV),
11569 CLK_I2C2 = CLK(0U, CLK_I2C2_DIV),
11588 CLK_SPI1 = CLK(0U, CLK_SPI1_DIV),
11590 CLK_SPI2 = CLK(0U, CLK_SPI2_DIV),
[all …]
/bsp/nuvoton/libraries/m031/
A DREADME.md10 | CLK | RT_Device_Class_PM | ***pm*** |
/bsp/nuvoton/numaker-m467hj/board/
A Dnutool_modclkcfg.c1117 CLK->PCLKDIV = (CLK_PCLKDIV_PCLK0DIV2 | CLK_PCLKDIV_PCLK1DIV2); in nutool_modclkcfg_init_base()
1120CLK->AHBCLK0 |= CLK_AHBCLK0_GPACKEN_Msk | CLK_AHBCLK0_GPBCKEN_Msk | CLK_AHBCLK0_GPCCKEN_Msk | CLK_… in nutool_modclkcfg_init_base()
1122 CLK->AHBCLK1 |= CLK_AHBCLK1_GPICKEN_Msk | CLK_AHBCLK1_GPJCKEN_Msk; in nutool_modclkcfg_init_base()
/bsp/nuvoton/numaker-iot-m467/board/
A Dnutool_modclkcfg.c1117 CLK->PCLKDIV = (CLK_PCLKDIV_PCLK0DIV2 | CLK_PCLKDIV_PCLK1DIV2); in nutool_modclkcfg_init_base()
1120CLK->AHBCLK0 |= CLK_AHBCLK0_GPACKEN_Msk | CLK_AHBCLK0_GPBCKEN_Msk | CLK_AHBCLK0_GPCCKEN_Msk | CLK_… in nutool_modclkcfg_init_base()
1122 CLK->AHBCLK1 |= CLK_AHBCLK1_GPICKEN_Msk | CLK_AHBCLK1_GPJCKEN_Msk; in nutool_modclkcfg_init_base()
/bsp/nuvoton/libraries/m2354/
A DREADME.md10 | CLK | RT_Device_Class_PM | ***pm*** |
/bsp/nuvoton/libraries/m480/
A DREADME.md10 | CLK | RT_Device_Class_PM | ***pm*** |

Completed in 119 milliseconds

123