Home
last modified time | relevance | path

Searched refs:CLKSR (Results 1 – 12 of 12) sorted by relevance

/bsp/essemi/es32vf2264/libraries/ALD/ES32VF2264/Source/
A Dald_cmu.c196 while ((!(READ_BIT(CMU->CLKSR, CMU_CLKSR_HRC48MACT_MSK))) && (--cnt)); in ald_cmu_clock_config_default()
199 while ((!(READ_BIT(CMU->CLKSR, CMU_CLKSR_HRC48MRDY_MSK))) && (--cnt)); in ald_cmu_clock_config_default()
272 while ((!(READ_BIT(CMU->CLKSR, CMU_CLKSR_LRCRDY_MSK))) && (--cnt)); in ald_cmu_clock_config()
304 while ((!(READ_BIT(CMU->CLKSR, CMU_CLKSR_HOSCACT_MSK))) && (--cnt)); in ald_cmu_clock_config()
308 while ((!(READ_BIT(CMU->CLKSR, CMU_CLKSR_HOSCRDY_MSK))) && (--cnt)); in ald_cmu_clock_config()
333 while ((!(READ_BIT(CMU->CLKSR, CMU_CLKSR_PLLACT_MSK))) && (--cnt)); in ald_cmu_clock_config()
337 while ((!(READ_BIT(CMU->CLKSR, CMU_CLKSR_PLLRDY_MSK))) && (--cnt)); in ald_cmu_clock_config()
363 while ((!(READ_BIT(CMU->CLKSR, CMU_CLKSR_HRC4MACT_MSK))) && (--cnt)); in ald_cmu_clock_config()
367 while ((!(READ_BIT(CMU->CLKSR, CMU_CLKSR_HRC4MRDY_MSK))) && (--cnt)); in ald_cmu_clock_config()
449 while ((!(READ_BIT(CMU->CLKSR, CMU_CLKSR_HOSCRDY_MSK))) && (--cnt)); in ald_cmu_pll_config()
[all …]
/bsp/essemi/es32f369x/libraries/ES32F36xx_ALD_StdPeriph_Driver/Source/
A Dald_cmu.c348 while ((!(READ_BIT(CMU->CLKSR, CMU_CLKSR_HRCACT_MSK))) && (--cnt)); in ald_cmu_clock_config()
350 while ((!(READ_BIT(CMU->CLKSR, CMU_CLKSR_HRCRDY_MSK))) && (--cnt)); in ald_cmu_clock_config()
370 while ((!(READ_BIT(CMU->CLKSR, CMU_CLKSR_LRCACT_MSK))) && (--cnt)); in ald_cmu_clock_config()
372 while ((!(READ_BIT(CMU->CLKSR, CMU_CLKSR_LRCRDY_MSK))) && (--cnt)); in ald_cmu_clock_config()
392 while ((!(READ_BIT(CMU->CLKSR, CMU_CLKSR_LOSCACT_MSK))) && (--cnt)); in ald_cmu_clock_config()
394 while ((!(READ_BIT(CMU->CLKSR, CMU_CLKSR_LOSCRDY_MSK))) && (--cnt)); in ald_cmu_clock_config()
413 while ((!(READ_BIT(CMU->CLKSR, CMU_CLKSR_PLL1ACT_MSK))) && (--cnt)); in ald_cmu_clock_config()
415 while ((!(READ_BIT(CMU->CLKSR, CMU_CLKSR_PLL1RDY_MSK))) && (--cnt)); in ald_cmu_clock_config()
450 while ((!(READ_BIT(CMU->CLKSR, CMU_CLKSR_HOSCACT_MSK))) && (--cnt)); in ald_cmu_clock_config()
506 while ((!(READ_BIT(CMU->CLKSR, CMU_CLKSR_PLL1RDY_MSK))) && (--cnt)); in ald_cmu_pll1_config()
[all …]
A Dald_rtc.c944 while ((!(READ_BIT(CMU->CLKSR, CMU_CLKSR_PLL2RDY_MSK))) && (--cnt)); in ald_rtc_set_clock_output()
/bsp/essemi/es32f0654/libraries/ES32F065x_ALD_StdPeriph_Driver/Source/
A Dald_cmu.c327 while ((!(READ_BIT(CMU->CLKSR, CMU_CLKSR_HRCACT_MSK))) && (--cnt)); in ald_cmu_clock_config()
329 while ((!(READ_BIT(CMU->CLKSR, CMU_CLKSR_HRCRDY_MSK))) && (--cnt)); in ald_cmu_clock_config()
349 while ((!(READ_BIT(CMU->CLKSR, CMU_CLKSR_LRCACT_MSK))) && (--cnt)); in ald_cmu_clock_config()
351 while ((!(READ_BIT(CMU->CLKSR, CMU_CLKSR_LRCRDY_MSK))) && (--cnt)); in ald_cmu_clock_config()
371 while ((!(READ_BIT(CMU->CLKSR, CMU_CLKSR_LOSCACT_MSK))) && (--cnt)); in ald_cmu_clock_config()
373 while ((!(READ_BIT(CMU->CLKSR, CMU_CLKSR_LOSCRDY_MSK))) && (--cnt)); in ald_cmu_clock_config()
391 while ((!(READ_BIT(CMU->CLKSR, CMU_CLKSR_PLL1ACT_MSK))) && (--cnt)); in ald_cmu_clock_config()
393 while ((!(READ_BIT(CMU->CLKSR, CMU_CLKSR_PLL1RDY_MSK))) && (--cnt)); in ald_cmu_clock_config()
414 while ((!(READ_BIT(CMU->CLKSR, CMU_CLKSR_HOSCACT_MSK))) && (--cnt)); in ald_cmu_clock_config()
466 while ((!(READ_BIT(CMU->CLKSR, CMU_CLKSR_PLL1RDY_MSK))) && (--cnt)); in ald_cmu_pll1_config()
[all …]
A Dald_rtc.c944 while ((!(READ_BIT(CMU->CLKSR, CMU_CLKSR_PLL2RDY_MSK))) && (--cnt)); in ald_rtc_set_clock_output()
/bsp/essemi/es32vf2264/libraries/RV_CORE/Device/EastSoft/ES32VF2264/Include/ES32VF2264/
A Dreg_cmu.h333 __I uint32_t CLKSR; member
/bsp/essemi/es32f0654/libraries/CMSIS/Device/EastSoft/ES32F065x/Include/
A Des32f065x.h1088 __I uint32_t CLKSR; member
/bsp/essemi/es32f369x/libraries/CMSIS/Device/EastSoft/ES32F36xx/Include/
A Des32f36xx.h1224 __I uint32_t CLKSR; member
/bsp/renesas/ra2l1-cpk/ra/fsp/src/bsp/cmsis/Device/RENESAS/Include/
A Drenesas.h26132 …__IM uint32_t CLKSR : 1; /*!< [0..0] ADCLK status bit … member
/bsp/renesas/ra6m4-cpk/ra/fsp/src/bsp/cmsis/Device/RENESAS/Include/
A Drenesas.h26132 …__IM uint32_t CLKSR : 1; /*!< [0..0] ADCLK status bit … member
/bsp/renesas/ra6m4-iot/ra/fsp/src/bsp/cmsis/Device/RENESAS/Include/
A Drenesas.h26132 …__IM uint32_t CLKSR : 1; /*!< [0..0] ADCLK status bit … member
/bsp/renesas/ra6m3-ek/ra/fsp/src/bsp/cmsis/Device/RENESAS/Include/
A Drenesas.h26132 …__IM uint32_t CLKSR : 1; /*!< [0..0] ADCLK status bit … member

Completed in 2623 milliseconds