Home
last modified time | relevance | path

Searched refs:CLK_MBUS_GATE (Results 1 – 4 of 4) sorted by relevance

/bsp/allwinner/libraries/sunxi-hal/hal/source/ccmu/sunxi/sun8iw19p1/
A Dclk_sun8iw19.c848 … 0, CLK_G2D_CFG, CLK_G2D_GATE, CLK_G2D_GATE, CLK_MBUS_GATE, 31, 1…
849 … 0, CLK_CE_CFG, CLK_CE_GATE, CLK_CE_GATE, CLK_MBUS_GATE, 31, 1…
850 … 0, CLK_VE_CFG, CLK_VE_GATE, CLK_VE_GATE, CLK_MBUS_GATE, 31, 1…
851 … 0, CLK_EISE_CFG, CLK_EISE_GATE, CLK_EISE_GATE, CLK_MBUS_GATE, 31, 1…
854 … 0, 0, CLK_DMA_GATE, CLK_DMA_GATE, CLK_MBUS_GATE, 0, 1…
898 …0, 0, CLK_CSI_TOP_CFG, CLK_CSI_GATE, CLK_CSI_GATE, CLK_MBUS_GATE, 31, 16…
899 … 0, CLK_CSI_MASTER0_CFG, CLK_CSI_GATE, CLK_CSI_GATE, CLK_MBUS_GATE, 31, 16, …
900 … 0, CLK_CSI_MASTER1_CFG, CLK_CSI_GATE, CLK_CSI_GATE, CLK_MBUS_GATE, 31, 16, …
901 … 0, CLK_ISP_CFG, 0, 0, CLK_MBUS_GATE, 31, 1…
902 … 0, CLK_DSPO_CFG, CLK_DSPO_GATE, CLK_DSPO_GATE, CLK_MBUS_GATE, 31, 16…
A Dclk_sun8iw19.h107 #define CLK_MBUS_GATE (volatile uint32_t *)(CCU_REG_BASE + 0x0804) macro
/bsp/allwinner/libraries/sunxi-hal/hal/source/ccmu/sunxi/sun8iw18p1/
A Dclk_sun8iw18.h93 #define CLK_MBUS_GATE (volatile uint32_t *)(CCU_REG_BASE + 0x0804) macro
A Dclk_sun8iw18.c629 … 2, 0, CLK_CE_CFG, CLK_CE_GATE, CLK_CE_GATE, CLK_MBUS_GATE, 31, …
630 … 0, 0, CLK_DMA_GATE, CLK_DMA_GATE, CLK_MBUS_GATE, 0, …
636 …, CLK_NAND0_CFG, CLK_NAND_GATE, CLK_NAND_GATE, CLK_MBUS_GATE, 31, …
637 …, CLK_NAND1_CFG, CLK_NAND_GATE, CLK_NAND_GATE, CLK_MBUS_GATE, 31, …

Completed in 16 milliseconds