Home
last modified time | relevance | path

Searched refs:CLK_SET_RATE_PARENT (Results 1 – 7 of 7) sorted by relevance

/bsp/allwinner/libraries/sunxi-hal/hal/source/ccmu/sunxi-ng/
A Dclk-fixed-factor.c33 if (clk_hw_get_flags(hw) & CLK_SET_RATE_PARENT) in clk_factor_round_rate()
53 if (clk_hw_get_flags(hw) & CLK_SET_RATE_PARENT) in clk_factor_set_rate()
A Dccu-sun8iw20.c221 0x500, 24, 3, CLK_SET_RATE_PARENT | CLK_IS_CRITICAL);
260 CLK_SET_RATE_PARENT);
269 CLK_SET_RATE_PARENT);
303 CLK_SET_RATE_PARENT);
793 1, 4, CLK_SET_RATE_PARENT);
796 1, 2, CLK_SET_RATE_PARENT);
804 1, 4, CLK_SET_RATE_PARENT);
807 1, 2, CLK_SET_RATE_PARENT);
815 4, 1, CLK_SET_RATE_PARENT);
818 2, 1, CLK_SET_RATE_PARENT);
A Dccu_gate.c106 if (clk_hw_get_flags(hw) & CLK_SET_RATE_PARENT) in ccu_gate_round_rate()
A Dccu.c260 else if (core->flags & CLK_SET_RATE_PARENT) in clk_core_round_rate_nolock()
311 if (core->flags & CLK_SET_RATE_PARENT) in clk_mux_determine_rate_flags()
344 if (core->flags & CLK_SET_RATE_PARENT) in clk_mux_determine_rate_flags()
A Dccu.h64 #define CLK_SET_RATE_PARENT BIT(2) /* propagate rate change up one level */ macro
757 (clk_hw_get_flags((hw)) & CLK_SET_RATE_PARENT)
A Dclk-divider.c417 if (!(clk_hw_get_flags(hw) & CLK_SET_RATE_PARENT)) in clk_divider_bestdiv()
486 if (clk_hw_get_flags(hw) & CLK_SET_RATE_PARENT) in divider_ro_round_rate_parent()
A Dccu_mp.c143 if (!(clk_hw_get_flags(hw) & CLK_SET_RATE_PARENT)) in ccu_mp_round_rate()

Completed in 17 milliseconds