Home
last modified time | relevance | path

Searched refs:CMD (Results 1 – 25 of 263) sorted by relevance

1234567891011

/bsp/synwit/libraries/SWM320_CSL/SWM320_StdPeriph_Driver/
A DSWM320_norflash.c72 NORFLC->CMD = (NORFL_CMD_CHIP_ERASE << NORFLC_CMD_CMD_Pos); in NORFL_ChipErase()
97 NORFLC->CMD = (NORFL_CMD_SECTOR_ERASE << NORFLC_CMD_CMD_Pos); in NORFL_SectorErase()
123 NORFLC->CMD = (NORFL_CMD_PROGRAM << NORFLC_CMD_CMD_Pos) | (data << NORFLC_CMD_DATA_Pos); in NORFL_Write()
146 NORFLC->CMD = (NORFL_CMD_READ << NORFLC_CMD_CMD_Pos); in NORFL_Read()
148 return (NORFLC->CMD & NORFLC_CMD_DATA_Msk); in NORFL_Read()
162 NORFLC->CMD = (NORFL_CMD_AUTO_SELECT << NORFLC_CMD_CMD_Pos); in NORFL_ReadID()
165 NORFLC->CMD = (NORFL_CMD_READ << NORFLC_CMD_CMD_Pos); in NORFL_ReadID()
167 id = NORFLC->CMD & NORFLC_CMD_DATA_Msk; in NORFL_ReadID()
169 NORFLC->CMD = (NORFL_CMD_RESET << NORFLC_CMD_CMD_Pos); // 退出ID读取模式 in NORFL_ReadID()
A DSWM320_can.c161 CANx->CMD = (1 << CAN_CMD_SRR_Pos); in CAN_Transmit()
167 CANx->CMD = (1 << CAN_CMD_TXREQ_Pos); in CAN_Transmit()
171 CANx->CMD = (1 << CAN_CMD_TXREQ_Pos) | (1 << CAN_CMD_ABTTX_Pos); in CAN_Transmit()
211 CANx->CMD = (1 << CAN_CMD_TXREQ_Pos); in CAN_TransmitRequest()
215 CANx->CMD = (1 << CAN_CMD_TXREQ_Pos) | (1 << CAN_CMD_ABTTX_Pos); in CAN_TransmitRequest()
254 CANx->CMD = (1 << CAN_CMD_RRB_Pos); in CAN_Receive()
290 CANx->CMD = (1 << CAN_CMD_ABTTX_Pos); in CAN_AbortTransmit()
428 CANx->CMD = (1 << CAN_CMD_CLROV_Pos); in CAN_INTClr()
/bsp/synwit/libraries/SWM341_CSL/SWM341_StdPeriph_Driver/
A DSWM341_cordic.h20 CORDIC->CMD = (1 << CORDIC_CMD_START_Pos) | (1 << CORDIC_CMD_SINCOS_Pos); in CORDIC_Sin()
58 CORDIC->CMD = (1 << CORDIC_CMD_START_Pos) | (1 << CORDIC_CMD_SINCOS_Pos); in CORDIC_Cos()
98 …CORDIC->CMD = (1 << CORDIC_CMD_START_Pos) | (0 << CORDIC_CMD_SINCOS_Pos) | (0 << CORDIC_CMD_RANGE_… in CORDIC_Arctan()
104 …CORDIC->CMD = (1 << CORDIC_CMD_START_Pos) | (0 << CORDIC_CMD_SINCOS_Pos) | (1 << CORDIC_CMD_RANGE_… in CORDIC_Arctan()
110 …CORDIC->CMD = (1 << CORDIC_CMD_START_Pos) | (0 << CORDIC_CMD_SINCOS_Pos) | (2 << CORDIC_CMD_RANGE_… in CORDIC_Arctan()
150 CORDIC->CMD = (1 << CORDIC_CMD_START_Pos) | (3 << CORDIC_CMD_MULDIV_Pos); in CORDIC_Mul()
189 CORDIC->CMD = (1 << CORDIC_CMD_START_Pos) | (2 << CORDIC_CMD_MULDIV_Pos); in CORDIC_Div()
A DSWM341_can.c168 CANx->CMD = (1 << CAN_CMD_SRR_Pos); in CAN_Transmit()
174 CANx->CMD = (1 << CAN_CMD_TXREQ_Pos); in CAN_Transmit()
178 CANx->CMD = (1 << CAN_CMD_TXREQ_Pos) | (1 << CAN_CMD_ABTTX_Pos); in CAN_Transmit()
218 CANx->CMD = (1 << CAN_CMD_TXREQ_Pos); in CAN_TransmitRequest()
222 CANx->CMD = (1 << CAN_CMD_TXREQ_Pos) | (1 << CAN_CMD_ABTTX_Pos); in CAN_TransmitRequest()
261 CANx->CMD = (1 << CAN_CMD_RRB_Pos); in CAN_Receive()
297 CANx->CMD = (1 << CAN_CMD_ABTTX_Pos); in CAN_AbortTransmit()
429 CANx->CMD = (1 << CAN_CMD_CLROV_Pos); in CAN_INTClr()
A DSWM341_sfc.c72 SFC->CMD = SFC_CMD_READ_JEDEC; in SFC_ReadJEDEC()
113 SFC->CMD = cmd; in SFC_EraseEx()
241 SFC->CMD = cmd; in SFC_ReadStatusReg()
265 SFC->CMD = cmd; in SFC_WriteStatusReg()
/bsp/wch/arm/Libraries/CH32F20x_StdPeriph_Driver/StdPeriph_Driver/src/
A Dch32f20x_sdio.c40 SDIO->CMD = 0x00000000; in SDIO_DeInit()
198 tmpreg = SDIO->CMD; in SDIO_SendCommand()
203 SDIO->CMD = tmpreg; in SDIO_SendCommand()
394 if(NewState) SDIO->CMD |= ((uint32_t)1<<11); in SDIO_SendSDIOSuspendCmd()
395 else SDIO->CMD &= ~((uint32_t)1<<11); in SDIO_SendSDIOSuspendCmd()
406 if(NewState) SDIO->CMD |= ((uint32_t)1<<12); in SDIO_CommandCompletionCmd()
407 else SDIO->CMD &= ~((uint32_t)1<<12); in SDIO_CommandCompletionCmd()
418 if(NewState) SDIO->CMD |= ((uint32_t)1<<13); in SDIO_CEATAITCmd()
419 else SDIO->CMD &= ~((uint32_t)1<<13); in SDIO_CEATAITCmd()
430 if(NewState) SDIO->CMD |= ((uint32_t)1<<14); in SDIO_SendCEATACmd()
[all …]
/bsp/hpmicro/libraries/hpm_sdk/drivers/src/
A Dhpm_i2c_drv.c131 ptr->CMD = I2C_CMD_RESET; in i2c_reset()
187 ptr->CMD = I2C_CMD_CLEAR_FIFO; in i2c_master_address_read()
236 ptr->CMD = I2C_CMD_CLEAR_FIFO; in i2c_master_address_read()
308 ptr->CMD = I2C_CMD_CLEAR_FIFO; in i2c_master_address_write()
398 ptr->CMD = I2C_CMD_CLEAR_FIFO; in i2c_master_read()
491 ptr->CMD = I2C_CMD_CLEAR_FIFO; in i2c_master_write()
611 ptr->CMD = I2C_CMD_CLEAR_FIFO; in i2c_slave_write()
678 ptr->CMD = I2C_CMD_CLEAR_FIFO; in i2c_slave_read()
864 ptr->CMD = I2C_CMD_CLEAR_FIFO; in i2c_master_seq_transmit()
943 ptr->CMD = I2C_CMD_CLEAR_FIFO; in i2c_master_seq_receive()
[all …]
A Dhpm_rng_drv.c14 ptr->CMD |= RNG_CMD_SLFCHK_MASK; in rng_run_selftest()
97 ptr->CMD |= RNG_CMD_CLRERR_MASK; in rng_init()
100 ptr->CMD |= RNG_CMD_GENSD_MASK; in rng_init()
A Dhpm_mtg_drv.c318 base->TRA[tra_index].CMD[cmd_cfg->index].JER_PRESET = cmd_cfg->jer_preset; in mtg_setup_link_cfg()
319 base->TRA[tra_index].CMD[cmd_cfg->index].ACC_PRESET = cmd_cfg->acc_preset; in mtg_setup_link_cfg()
320 base->TRA[tra_index].CMD[cmd_cfg->index].VEL_PRESET = cmd_cfg->vel_preset; in mtg_setup_link_cfg()
321 base->TRA[tra_index].CMD[cmd_cfg->index].POS_PRESET = cmd_cfg->pos_preset; in mtg_setup_link_cfg()
322 base->TRA[tra_index].CMD[cmd_cfg->index].REV_PRESET = cmd_cfg->rev_preset; in mtg_setup_link_cfg()
323 base->TRA[tra_index].CMD[cmd_cfg->index].CONTROL &= ~MTG_TRA_CMD_CONTROL_MODE_MASK; in mtg_setup_link_cfg()
324 base->TRA[tra_index].CMD[cmd_cfg->index].CONTROL &= ~MTG_TRA_CMD_CONTROL_OBJECT_MASK; in mtg_setup_link_cfg()
325 …base->TRA[tra_index].CMD[cmd_cfg->index].CONTROL |= MTG_TRA_CMD_CONTROL_OBJECT_SET(cmd_cfg->object… in mtg_setup_link_cfg()
A Dhpm_ppi_drv.c78 ppi->CMD[index].CMD_CFG = tmp; in ppi_config_cmd()
92 ppi->CMD[index].AD_CFG = tmp; in ppi_config_cmd()
102 ppi->CMD[index].CTRL_CFG = tmp; in ppi_config_cmd()
/bsp/efm32/Libraries/emlib/src/
A Dem_i2c.c444 i2c->CMD = I2C_CMD_START; in I2C_Transfer()
456 i2c->CMD = I2C_CMD_STOP; in I2C_Transfer()
493 i2c->CMD = I2C_CMD_STOP; in I2C_Transfer()
537 i2c->CMD = I2C_CMD_START; in I2C_Transfer()
550 i2c->CMD = I2C_CMD_STOP; in I2C_Transfer()
591 i2c->CMD = I2C_CMD_STOP; in I2C_Transfer()
613 i2c->CMD = I2C_CMD_STOP; in I2C_Transfer()
644 i2c->CMD = I2C_CMD_NACK; in I2C_Transfer()
645 i2c->CMD = I2C_CMD_STOP; in I2C_Transfer()
650 i2c->CMD = I2C_CMD_ACK; in I2C_Transfer()
[all …]
A Dem_timer.c104 timer->CMD = TIMER_CMD_START; in TIMER_Enable()
108 timer->CMD = TIMER_CMD_STOP; in TIMER_Enable()
137 timer->CMD = TIMER_CMD_STOP; in TIMER_Init()
163 timer->CMD = TIMER_CMD_START; in TIMER_Init()
249 timer->CMD = TIMER_CMD_STOP; in TIMER_Reset()
A Dem_letimer.c236 letimer->CMD = LETIMER_CMD_START; in LETIMER_Enable()
240 letimer->CMD = LETIMER_CMD_STOP; in LETIMER_Enable()
334 letimer->CMD = LETIMER_CMD_STOP; in LETIMER_Init()
391 letimer->CMD = LETIMER_CMD_START; in LETIMER_Init()
516 letimer->CMD = LETIMER_CMD_STOP | LETIMER_CMD_CLEAR | in LETIMER_Reset()
A Dem_pcnt.c199 pcnt->CMD = PCNT_CMD_LTOPBIM; in PCNT_CounterTopSet()
203 pcnt->CMD = PCNT_CMD_LCNTIM; in PCNT_CounterTopSet()
219 pcnt->CMD = PCNT_CMD_LTOPBIM; in PCNT_CounterTopSet()
500 pcnt->CMD = PCNT_CMD_LTOPBIM; in PCNT_Init()
654 pcnt->CMD = PCNT_CMD_LTOPBIM; in PCNT_TopSet()
A Dem_leuart.c362 leuart->CMD = tmp; in LEUART_Enable()
458 leuart->CMD = LEUART_CMD_RXDIS | LEUART_CMD_TXDIS; in LEUART_Init()
474 leuart->CMD = (uint32_t)(init->enable); in LEUART_Init()
497 leuart->CMD = LEUART_CMD_RXDIS | LEUART_CMD_TXDIS | LEUART_CMD_RXBLOCKDIS | in LEUART_Reset()
A Dem_usart.c497 usart->CMD = tmp << 1; in USART_Enable()
500 usart->CMD = (uint32_t)(enable); in USART_Enable()
558 usart->CMD = (uint32_t)(init->enable); in USART_InitAsync()
615 usart->CMD = USART_CMD_MASTEREN; in USART_InitSync()
618 usart->CMD = (uint32_t)(init->enable); in USART_InitSync()
788 usart->CMD = USART_CMD_RXDIS | USART_CMD_TXDIS | USART_CMD_MASTERDIS | in USART_Reset()
A Dem_adc.c259 adc->CMD = ADC_CMD_SINGLESTOP | ADC_CMD_SCANSTOP; in ADC_Init()
303 adc->CMD = ADC_CMD_SCANSTOP; in ADC_InitScan()
365 adc->CMD = ADC_CMD_SINGLESTOP; in ADC_InitSingle()
463 adc->CMD = ADC_CMD_SINGLESTOP | ADC_CMD_SCANSTOP; in ADC_Reset()
A Dem_emu.c119 CMU->CMD = CMU_CMD_HFCLKSEL_LFRCO; in EMU_Restore()
126 CMU->CMD = CMU_CMD_HFCLKSEL_LFXO; in EMU_Restore()
133 CMU->CMD = CMU_CMD_HFCLKSEL_HFXO; in EMU_Restore()
/bsp/hpmicro/libraries/hpm_sdk/drivers/inc/
A Dhpm_dao_drv.h216 ptr->CMD |= DAO_CMD_SFTRST_MASK; in dao_software_reset()
217 ptr->CMD &= ~DAO_CMD_SFTRST_MASK; in dao_software_reset()
228 return ptr->CMD & DAO_CMD_RUN_MASK; in dao_is_running()
238 ptr->CMD |= DAO_CMD_RUN_MASK; in dao_start()
248 ptr->CMD &= ~DAO_CMD_RUN_MASK; in dao_stop()
A Dhpm_rng_drv.h35 ptr->CMD |= RNG_CMD_SFTRST_MASK; in rng_sw_reset()
40 ptr->CMD |= RNG_CMD_CLRERR_MASK; in rng_clear_interrupt_error()
45 ptr->CMD |= RNG_CMD_CLRINT_MASK; in rng_clear_interrupt()
/bsp/rv32m1_vega/rv32m1_sdk_riscv/devices/RV32M1/drivers/
A Dfsl_lpadc.c229 base->CMD[commandId].CMDL = tmp32; in LPADC_SetConvCommandConfig()
241 base->CMD[commandId].CMDH = tmp32; in LPADC_SetConvCommandConfig()
308 mLpadcCMDL = base->CMD[0].CMDL; /* CMD1L. */ in LPADC_DoAutoCalibration()
309 mLpadcCMDH = base->CMD[0].CMDH; /* CMD1H. */ in LPADC_DoAutoCalibration()
333 base->CMD[0].CMDL = mLpadcCMDL; /* CMD1L. */ in LPADC_DoAutoCalibration()
334 base->CMD[0].CMDH = mLpadcCMDH; /* CMD1H. */ in LPADC_DoAutoCalibration()
/bsp/CME_M7/StdPeriph_Driver/src/
A Dcmem7_flash.c93 NOR_FLASH->CTRL1_b.CMD = FLASH_CMD_RD_INNER_STATUS_LOW; in flash_ReadInnerStatusLow()
103 NOR_FLASH->CTRL1_b.CMD = FLASH_CMD_RD_INNER_STATUS_HIGH; in flash_ReadInnerStatusHigh()
131 NOR_FLASH->CTRL1_b.CMD = in flash_WriteWriteEnable()
143 NOR_FLASH->CTRL1_b.CMD = FLASH_CME_WR_STATUS_REG; in flash_WriteStatusReg()
152 NOR_FLASH->CTRL1_b.CMD = cmd; in flash_Erase()
161 NOR_FLASH->CTRL1_b.CMD = in flash_WriteDeepPowerDownEnable()
171 NOR_FLASH->CTRL1_b.CMD = cmd; in flash_RwReq()
/bsp/efm32/Libraries/emlib/inc/
A Dem_msc.h197 MSC->CMD = MSC_CMD_STARTPC; in MSC_StartCacheMeasurement()
252 MSC->CMD = MSC_CMD_STOPPC; in MSC_GetCacheMeasurement()
278 MSC->CMD = MSC_CMD_INVCACHE; in MSC_FlushCache()
/bsp/ht32/libraries/HT32_STD_1xxxx_FWLib/library/HT32F1xxxx_Driver/inc/
A Dht32f1xxxx_aes.h119 #define IS_AES_CMD(CMD) ((CMD == AES_DISABLE) || (CMD == AES_ENABLE)) argument
/bsp/ht32/libraries/HT32_STD_5xxxx_FWLib/library/HT32F5xxxx_Driver/inc/
A Dht32f5xxxx_aes.h126 #define IS_AES_CMD(CMD) ((CMD == AES_DISABLE) || (CMD == AES_ENABLE)) argument

Completed in 86 milliseconds

1234567891011