Home
last modified time | relevance | path

Searched refs:CONF_GCLK_SERCOM2_SLOW_SRC (Results 1 – 6 of 6) sorted by relevance

/bsp/microchip/samd51-seeed-wio-terminal/bsp/config/
A Dperipheral_clk_config.h75 #ifndef CONF_GCLK_SERCOM2_SLOW_SRC
76 #define CONF_GCLK_SERCOM2_SLOW_SRC GCLK_PCHCTRL_GEN_GCLK3_Val macro
/bsp/microchip/saml10/bsp/config/
A Dperipheral_clk_config.h125 #ifndef CONF_GCLK_SERCOM2_SLOW_SRC
126 #define CONF_GCLK_SERCOM2_SLOW_SRC GCLK_PCHCTRL_GEN_GCLK1_Val macro
/bsp/microchip/same54/bsp/config/
A Dperipheral_clk_config.h115 #ifndef CONF_GCLK_SERCOM2_SLOW_SRC
116 #define CONF_GCLK_SERCOM2_SLOW_SRC GCLK_PCHCTRL_GEN_GCLK1_Val macro
/bsp/microchip/samd51-seeed-wio-terminal/bsp/
A Ddriver_init.c30 …hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM2_GCLK_ID_SLOW, CONF_GCLK_SERCOM2_SLOW_SRC | (1 << GCLK_PCH… in TARGET_IO_CLOCK_init()
/bsp/microchip/saml10/bsp/
A Ddriver_init.c96 …hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM2_GCLK_ID_SLOW, CONF_GCLK_SERCOM2_SLOW_SRC | (1 << GCLK_PCH… in TARGET_IO_CLOCK_init()
/bsp/microchip/same54/bsp/
A Ddriver_init.c73 …hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM2_GCLK_ID_SLOW, CONF_GCLK_SERCOM2_SLOW_SRC | (1 << GCLK_PCH… in TARGET_IO_CLOCK_init()

Completed in 13 milliseconds