Home
last modified time | relevance | path

Searched refs:CONF_GCLK_SERCOM4_CORE_SRC (Results 1 – 2 of 2) sorted by relevance

/bsp/microchip/samc21/bsp/config/
A Dperipheral_clk_config.h131 #ifndef CONF_GCLK_SERCOM4_CORE_SRC
132 #define CONF_GCLK_SERCOM4_CORE_SRC GCLK_PCHCTRL_GEN_GCLK0_Val macro
/bsp/microchip/samc21/bsp/
A Ddriver_init.c110 …hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM4_GCLK_ID_CORE, CONF_GCLK_SERCOM4_CORE_SRC | (1 << GCLK_PCH… in TARGET_IO_CLOCK_init()

Completed in 5 milliseconds