Home
last modified time | relevance | path

Searched refs:CRS (Results 1 – 25 of 25) sorted by relevance

/bsp/ft32/libraries/FT32F0xx/FT32F0xx_Driver/Src/
A Dft32f0xx_crs.c51 CRS->CR &= ~CRS_CR_TRIM; in CRS_AdjustHSI48CalibrationValue()
71 CRS->CR |= CRS_CR_CEN; in CRS_FrequencyErrorCounterCmd()
75 CRS->CR &= ~CRS_CR_CEN; in CRS_FrequencyErrorCounterCmd()
107 CRS->CR |= CRS_CR_SWSYNC; in CRS_SoftwareSynchronizationGenerate()
170 CRS->CFGR |= CRS_Prescaler; in CRS_SynchronizationPrescalerConfig()
192 CRS->CFGR |= CRS_Source; in CRS_SynchronizationSourceConfig()
213 CRS->CFGR |= CRS_Polarity; in CRS_SynchronizationPolarityConfig()
280 CRS->CR |= CRS_IT; in CRS_ITConfig()
284 CRS->CR &= ~CRS_IT; in CRS_ITConfig()
333 CRS->ICR |= CRS_FLAG; in CRS_ClearFlag()
[all …]
/bsp/apm32/libraries/APM32F0xx_Library/APM32F0xx_StdPeriphDriver/src/
A Dapm32f0xx_crs.c102 CRS->CTRL_B.CNTEN = SET; in CRS_EnableFrequencyErrorCounter()
114 CRS->CTRL_B.CNTEN = RESET; in CRS_DisableFrequencyErrorCounter()
126 CRS->CTRL_B.AUTOTRMEN = SET; in CRS_EnableAutomaticCalibration()
138 CRS->CTRL_B.AUTOTRMEN = RESET; in CRS_DisableAutomaticCalibration()
150 CRS->CTRL_B.SWSGNR = SET; in CRS_GenerateSoftwareSynchronization()
163 CRS->CFG_B.RLDVAL = reloadVal; in CRS_FrequencyErrorCounterReloadValue()
196 CRS->CFG_B.SYNCPSC = div; in CRS_ConfigSynchronizationPrescaler()
295 CRS->CTRL |= interrupt; in CRS_EnableInterrupt()
312 CRS->CTRL &= ~interrupt; in CRS_DisableInterrupt()
385 if ((CRS->INTSTS & flag)) in CRS_ReadIntFlag()
[all …]
/bsp/mm32f327x/Libraries/MM32F327x/Include/
A Dreg_crs.h66 #define CRS ((CRS_TypeDef*) CRS_BASE) macro
/bsp/m16c62p/drivers/
A Diom16c62p.h1007 unsigned char CRS :1; /* CTS~/RTS~ function select bit */ member
1183 unsigned char CRS :1; /* CTS~/RTS~ function select bit */ member
1274 unsigned char CRS :1; /* CTS~/RTS~ function select bit */ member
/bsp/apm32/libraries/APM32F0xx_Library/Device/Geehy/APM32F0xx/Source/arm/
A Dstartup_apm32f071.s80 DCD RCM_CRS_IRQHandler ; RCM and CRS
A Dstartup_apm32f072.s80 DCD RCM_CRS_IRQHandler ; RCM and CRS
A Dstartup_apm32f091.s80 DCD RCM_CRS_IRQHandler ; RCM and CRS
/bsp/mm32l07x/Libraries/MM32L0xx/Source/KEIL_StartAsm/
A Dstartup_MM32L0xx.s58 DCD RCC_CRS_IRQHandler ; RCC & CRS
/bsp/apm32/libraries/APM32F0xx_Library/Device/Geehy/APM32F0xx/Source/iar/
A Dstartup_apm32f072.s61 DCD RCM_CRS_IRQHandler ; RCM and CRS
A Dstartup_apm32f091.s61 DCD RCM_CRS_IRQHandler ; RCM and CRS
/bsp/mm32l07x/Libraries/MM32L0xx/Source/IAR_StartAsm/
A Dstartup_MM32L0xx.s70 DCD RCC_CRS_IRQHandler ; RCC & CRS
/bsp/ft32/libraries/FT32F0xx/CMSIS/FT32F0xx/source/iar/
A Dstartup_ft32f072xb.s79 DCD RCC_CRS_IRQHandler ; RCC and CRS
/bsp/stm32/stm32h7s7-st-disco/board/CubeMX_Config/MDK-ARM/
A Dstartup_stm32h7s7xx.s204 DCD CRS_IRQHandler ; CRS
/bsp/ft32/libraries/FT32F0xx/CMSIS/FT32F0xx/Include/
A Dft32f030x6.h730 #define CRS ((CRS_TypeDef *) CRS_BASE) macro
A Dft32f030x8.h768 #define CRS ((CRS_TypeDef *) CRS_BASE) macro
A Dft32f072x8.h777 #define CRS ((CRS_TypeDef *) CRS_BASE) macro
A Dft32f032x8.h779 #define CRS ((CRS_TypeDef *) CRS_BASE) macro
A Dft32f032x6.h779 #define CRS ((CRS_TypeDef *) CRS_BASE) macro
A Dft32f072xb.h827 #define CRS ((CRS_TypeDef *) CRS_BASE) macro
/bsp/mm32l07x/Libraries/MM32L0xx/Include/
A DMM32L0xx.h1007 #define CRS ((CRS_TypeDef *) CRS_BASE) macro
/bsp/apm32/libraries/APM32F0xx_Library/Device/Geehy/APM32F0xx/Include/
A Dapm32f0xx.h5538 #define CRS ((CRS_T*) CRS_BASE) macro
/bsp/stm32/stm32h563-st-nucleo/
A Dstartup_stm32h563xx.lst304 152 0000016C 00000000 DCD CRS_IRQHandler ; CRS global int
/bsp/mm32/libraries/MM32F3270_HAL/CMSIS/Device/MM32/MM32F3277/Include/
A Dmm32f3277g.h2415 #define CRS ((CRS_Type*)CRS_BASE) macro
/bsp/frdm-k64f/device/
A DMK64F12.h2034 …__IO uint32_t CRS; /**< Control Register, array offset: 0x10, array … member
/bsp/rv32m1_vega/rv32m1_sdk_riscv/devices/RV32M1/
A DRV32M1_ri5cy.h1209 …__IO uint32_t CRS; /**< Control Register, array offset: 0x10, array … member

Completed in 1199 milliseconds