Home
last modified time | relevance | path

Searched refs:CYBSP_CSD_BTN0_PORT (Results 1 – 7 of 7) sorted by relevance

/bsp/Infineon/psoc6-evaluationkit-062S2/libs/TARGET_RTT-062S2/config/GeneratedSource/
A Dcycfg_pins.h215 #define CYBSP_CSD_BTN0_PORT GPIO_PRT8 macro
216 #define CYBSP_CS_BTN0_PORT CYBSP_CSD_BTN0_PORT
/bsp/Infineon/psoc6-cy8cproto-062S3-4343W/libs/TARGET_CY8CPROTO-062S3-4343W/config/GeneratedSource/
A Dcycfg_pins.h301 #define CYBSP_CSD_BTN0_PORT GPIO_PRT8 macro
302 #define CYBSP_CS_BTN0_PORT CYBSP_CSD_BTN0_PORT
/bsp/Infineon/psoc6-cy8ckit-062s4/libs/TARGET_CY8CKIT-062S4/config/GeneratedSource/
A Dcycfg_pins.h180 #define CYBSP_CSD_BTN0_PORT GPIO_PRT7 macro
181 #define CYBSP_CS_BTN0_PORT CYBSP_CSD_BTN0_PORT
/bsp/Infineon/psoc6-cy8ckit-062-BLE/libs/TARGET_CY8CKIT-062-BLE/config/GeneratedSource/
A Dcycfg_pins.h299 #define CYBSP_CSD_BTN0_PORT GPIO_PRT8 macro
300 #define CYBSP_CS_BTN0_PORT CYBSP_CSD_BTN0_PORT
/bsp/Infineon/psoc6-cy8ckit-062-WIFI-BT/libs/TARGET_CY8CKIT-062-WIFI-BT/config/GeneratedSource/
A Dcycfg_pins.h328 #define CYBSP_CSD_BTN0_PORT GPIO_PRT8 macro
329 #define CYBSP_CS_BTN0_PORT CYBSP_CSD_BTN0_PORT
/bsp/Infineon/psoc6-cy8ckit-062S2-43012/libs/TARGET_CY8CKIT-062S2-43012/config/GeneratedSource/
A Dcycfg_pins.h337 #define CYBSP_CSD_BTN0_PORT GPIO_PRT8 macro
338 #define CYBSP_CS_BTN0_PORT CYBSP_CSD_BTN0_PORT
/bsp/Infineon/libraries/templates/PSOC62/libs/TARGET_CY8CKIT-062S2-43012/config/GeneratedSource/
A Dcycfg_pins.h337 #define CYBSP_CSD_BTN0_PORT GPIO_PRT8 macro
338 #define CYBSP_CS_BTN0_PORT CYBSP_CSD_BTN0_PORT

Completed in 25 milliseconds