Home
last modified time | relevance | path

Searched refs:CYBSP_CSD_SLD2_PORT (Results 1 – 6 of 6) sorted by relevance

/bsp/Infineon/psoc6-cy8cproto-062S3-4343W/libs/TARGET_CY8CPROTO-062S3-4343W/config/GeneratedSource/
A Dcycfg_pins.h216 #define CYBSP_CSD_SLD2_PORT GPIO_PRT7 macro
217 #define CYBSP_CS_SLD2_PORT CYBSP_CSD_SLD2_PORT
/bsp/Infineon/psoc6-cy8ckit-062s4/libs/TARGET_CY8CKIT-062S4/config/GeneratedSource/
A Dcycfg_pins.h331 #define CYBSP_CSD_SLD2_PORT GPIO_PRT8 macro
332 #define CYBSP_CS_SLD2_PORT CYBSP_CSD_SLD2_PORT
/bsp/Infineon/psoc6-cy8ckit-062-BLE/libs/TARGET_CY8CKIT-062-BLE/config/GeneratedSource/
A Dcycfg_pins.h431 #define CYBSP_CSD_SLD2_PORT GPIO_PRT8 macro
432 #define CYBSP_CS_SLD2_PORT CYBSP_CSD_SLD2_PORT
/bsp/Infineon/psoc6-cy8ckit-062-WIFI-BT/libs/TARGET_CY8CKIT-062-WIFI-BT/config/GeneratedSource/
A Dcycfg_pins.h460 #define CYBSP_CSD_SLD2_PORT GPIO_PRT8 macro
461 #define CYBSP_CS_SLD2_PORT CYBSP_CSD_SLD2_PORT
/bsp/Infineon/psoc6-cy8ckit-062S2-43012/libs/TARGET_CY8CKIT-062S2-43012/config/GeneratedSource/
A Dcycfg_pins.h469 #define CYBSP_CSD_SLD2_PORT GPIO_PRT8 macro
470 #define CYBSP_CS_SLD2_PORT CYBSP_CSD_SLD2_PORT
/bsp/Infineon/libraries/templates/PSOC62/libs/TARGET_CY8CKIT-062S2-43012/config/GeneratedSource/
A Dcycfg_pins.h469 #define CYBSP_CSD_SLD2_PORT GPIO_PRT8 macro
470 #define CYBSP_CS_SLD2_PORT CYBSP_CSD_SLD2_PORT

Completed in 20 milliseconds