Home
last modified time | relevance | path

Searched refs:ClkDiv (Results 1 – 25 of 40) sorted by relevance

12

/bsp/synwit/libraries/SWM341_CSL/SWM341_StdPeriph_Driver/
A DSWM341_sdram.c33 uint32_t cyclesPerUs = CyclesPerUs / (initStruct->ClkDiv + 1); // 1us有多少个SDRAM_CLK周期 in SDRAM_Init()
44 (initStruct->ClkDiv << SDRAMC_CFG_CLKDIV_Pos) | in SDRAM_Init()
46 … (((SystemCoreClock / (initStruct->ClkDiv + 1)) > 66000000) << SDRAMC_CFG_HIGHFREQ_Pos); in SDRAM_Init()
A DSWM341_sdram.h6 uint8_t ClkDiv; // SDRAM 时钟分频,SDRAM_CLKDIV_1、SDRAM_CLKDIV_2 member
A DSWM341_sfc.h6 …uint8_t ClkDiv; //SPI_SCLK是系统时钟的几分频,取值:SFC_CLKDIV_1、SFC_CLKDIV_2、SFC_CLKDIV_4、SFC_CLKD… member
A DSWM341_lcd.h6 uint8_t ClkDiv; //取值范围2--65 member
A DSWM341_sfc.c39 SFC->CFG |= (initStruct->ClkDiv << SFC_CFG_CLKDIV_Pos) | in SFC_Init()
A DSWM341_lcd.c44 LCDx->CR = ((initStruct->ClkDiv - 2) << LCD_CR_CLKDIV_Pos) | in LCD_Init()
/bsp/n32g452xx/Libraries/N32_Std_Driver/n32g45x_std_periph_driver/src/
A Dn32g45x_xfmc.c166 assert_param(IS_XFMC_NOR_SRAM_CLK_DIV(XFMC_NORSRAMInitStruct->RWTimingStruct->ClkDiv)); in XFMC_InitNorSram()
194 | XFMC_NORSRAMInitStruct->RWTimingStruct->ClkDiv in XFMC_InitNorSram()
204 assert_param(IS_XFMC_NOR_SRAM_CLK_DIV(XFMC_NORSRAMInitStruct->WTimingStruct->ClkDiv)); in XFMC_InitNorSram()
210 | XFMC_NORSRAMInitStruct->WTimingStruct->ClkDiv in XFMC_InitNorSram()
301 XFMC_NORSRAMInitStruct->RWTimingStruct->ClkDiv = XFMC_NOR_SRAM_CLK_DIV_16; in XFMC_InitNorSramStruct()
308 XFMC_NORSRAMInitStruct->WTimingStruct->ClkDiv = XFMC_NOR_SRAM_CLK_DIV_16; in XFMC_InitNorSramStruct()
A Dn32g45x_sdio.c214 … tmpregister |= (SDIO_InitStruct->ClkDiv | SDIO_InitStruct->ClkPwrSave | SDIO_InitStruct->ClkBypass in SDIO_Init()
229 SDIO_InitStruct->ClkDiv = 0x00; in SDIO_InitStruct()
/bsp/synwit/libraries/SWM320_CSL/SWM320_StdPeriph_Driver/
A DSWM320_sram.h5 uint8_t ClkDiv; //SRAM_CLKDIV_5...SRAM_CLKDIV_16,根据SRAM芯片所能跑的最高频率选择合适分频 member
A DSWM320_sram.c50 SRAMC->CR = (initStruct->ClkDiv << SRAMC_CR_RWTIME_Pos) | in SRAM_Init()
A DSWM320_lcd.h12 uint8_t ClkDiv; //系统时钟经ClkDiv分频后产生DOCCLK,0 2分频 1 4分频 2 6分频 ... ... 31 64分频 member
A DSWM320_lcd.c52 (initStruct->ClkDiv << LCD_CR1_DCLKDIV_Pos) | in LCD_Init()
/bsp/synwit/libraries/SWM320_drivers/
A Ddrv_sram.c37 SRAM_InitStruct.ClkDiv = SRAM_CLKDIV_8; in rt_hw_sram_init()
/bsp/n32/libraries/N32G4FR_Firmware_Library/n32g4fr_std_periph_driver/src/
A Dn32g4fr_sdio.c214 … tmpregister |= (SDIO_InitStruct->ClkDiv | SDIO_InitStruct->ClkPwrSave | SDIO_InitStruct->ClkBypass in SDIO_Init()
229 SDIO_InitStruct->ClkDiv = 0x00; in SDIO_InitStruct()
/bsp/n32/libraries/N32G45x_Firmware_Library/n32g45x_std_periph_driver/src/
A Dn32g45x_sdio.c214 … tmpregister |= (SDIO_InitStruct->ClkDiv | SDIO_InitStruct->ClkPwrSave | SDIO_InitStruct->ClkBypass in SDIO_Init()
229 SDIO_InitStruct->ClkDiv = 0x00; in SDIO_InitStruct()
/bsp/n32/libraries/N32WB452_Firmware_Library/n32wb452_std_periph_driver/src/
A Dn32wb452_sdio.c214 … tmpregister |= (SDIO_InitStruct->ClkDiv | SDIO_InitStruct->ClkPwrSave | SDIO_InitStruct->ClkBypass in SDIO_Init()
229 SDIO_InitStruct->ClkDiv = 0x00; in SDIO_InitStruct()
/bsp/synwit/libraries/SWM341_drivers/
A Ddrv_sdram.c64 SDRAM_InitStruct.ClkDiv = SDRAM_CLKDIV_1; in swm_sdram_init()
A Ddrv_rgb_lcd.c164 LCD_initStruct.ClkDiv = LCD_CLK_DIV; in swm_rgb_lcd_init()
/bsp/n32g452xx/Libraries/rt_drivers/
A Ddrv_hwtimer.c130 TIM_TimeBaseStructure.ClkDiv = TIM_CLK_DIV1; in n32_timer_init()
A Ddrv_pwm.c247 TIM_TIMeBaseStructure.ClkDiv = 0; in drv_pwm_set()
/bsp/n32/libraries/N32WB452_Firmware_Library/n32wb452_std_periph_driver/inc/
A Dn32wb452_sdio.h75 uint8_t ClkDiv; /*!< Specifies the clock frequency of the SDIO controller. member
/bsp/n32/libraries/N32G4FR_Firmware_Library/n32g4fr_std_periph_driver/inc/
A Dn32g4fr_sdio.h75 uint8_t ClkDiv; /*!< Specifies the clock frequency of the SDIO controller. member
/bsp/n32/libraries/N32G45x_Firmware_Library/n32g45x_std_periph_driver/inc/
A Dn32g45x_sdio.h75 uint8_t ClkDiv; /*!< Specifies the clock frequency of the SDIO controller. member
/bsp/n32g452xx/Libraries/N32_Std_Driver/n32g45x_std_periph_driver/inc/
A Dn32g45x_sdio.h75 uint8_t ClkDiv; /*!< Specifies the clock frequency of the SDIO controller. member
/bsp/n32/libraries/n32_drivers/
A Ddrv_hwtimer.c272 TIM_TimeBaseStructure.ClkDiv = TIM_CLK_DIV1; in n32_hwtimer_init()

Completed in 26 milliseconds

12