Home
last modified time | relevance | path

Searched refs:DL (Results 1 – 18 of 18) sorted by relevance

/bsp/CME_M7/StdPeriph_Driver/src/
A Dcmem7_ddr.c328 DDRC->DQSEN0_b.DL = 2; in DDR2_conf()
329 DDRC->DQSEN1_b.DL = 2; in DDR2_conf()
330 DDRC->DQSEN2_b.DL = 2; in DDR2_conf()
331 DDRC->DQSEN3_b.DL = 2; in DDR2_conf()
390 DDRC->DQSEN0_b.DL = 2; in DDR3_conf()
391 DDRC->DQSEN1_b.DL = 2; in DDR3_conf()
392 DDRC->DQSEN2_b.DL = 2; in DDR3_conf()
393 DDRC->DQSEN3_b.DL = 2; in DDR3_conf()
507 DDRC->ODTH_b.DL = (DDRC->MODE_b.MODE & 0x20) ? (MAX(tCL, 4) - 4) : 0; in DDR_Init()
509 …DDRC->ODTL_b.DL = (DDRC->MODE_b.MODE & 0x20) ? (DDRC->BURST_b.LEN ? (tCL - 1) : (tCL + 1)) : (DDRC… in DDR_Init()
[all …]
/bsp/wch/risc-v/Libraries/ch56x_drivers/
A Dch56x_uart.h254 uint16_t DL; member
A Dch56x_uart.c102 uxreg->DL = x; in uart_configure()
/bsp/CME_M7/StdPeriph_Driver/inc/
A Dcmem7.h7600 …__IO uint32_t DL : 3; /*!< Delay cycles of dqsen of byte lane 0 … member
7608 …__IO uint32_t DL : 3; /*!< Delay cycles of dqsen of byte lane 1 … member
7616 …__IO uint32_t DL : 3; /*!< Delay cycles of dqsen of byte lane 2 … member
7624 …__IO uint32_t DL : 3; /*!< Delay cycles of dqsen of byte lane 3 … member
7632 …__IO uint32_t DL : 5; /*!< Delay from WR command to odt high transition … member
7640 …__IO uint32_t DL : 5; /*!< Delay from WR command to odt low transition … member
/bsp/renesas/ra6m3-hmi-board/ra/fsp/src/bsp/cmsis/Device/RENESAS/Include/
A DR7FA6M3AH.h1044 …__IOM uint16_t DL; /*!< (@ 0x00000004) Mailbox DLC Register … member
7041 …__IOM uint32_t DL : 2; /*!< [5..4] Transmit/Receive DescriptorLength … member
/bsp/renesas/rzt2m_rsk/rzt/fsp/src/bsp/cmsis/Device/RENESAS/Include/
A DR9A07G074.h855 …__IM uint32_t DL : 1; /*!< [8..8] Descriptor Load … member
1544 …__IM uint32_t DL : 1; /*!< [8..8] Descriptor Load … member
A DR9A07G075.h855 …__IM uint32_t DL : 1; /*!< [8..8] Descriptor Load … member
1562 …__IM uint32_t DL : 1; /*!< [8..8] Descriptor Load … member
/bsp/renesas/ra4m2-eco/ra/fsp/src/bsp/cmsis/Device/RENESAS/Include/
A DR7FA4M2AD.h485 …__IOM uint16_t DL; /*!< (@ 0x00000004) Mailbox DLC Register … member
/bsp/renesas/rzn2l_rsk/rzn/fsp/src/bsp/cmsis/Device/RENESAS/Include/
A DR9A07G084.h857 …__IM uint32_t DL : 1; /*!< [8..8] Descriptor Load … member
1563 …__IM uint32_t DL : 1; /*!< [8..8] Descriptor Load … member
/bsp/renesas/ra2l1-cpk/ra/fsp/src/bsp/cmsis/Device/RENESAS/Include/
A Drenesas.h519 …__IOM uint16_t DL; /*!< (@ 0x00000004) Mailbox DLC Register … member
10764 …__IOM uint32_t DL : 2; /*!< [5..4] Transmit/Receive DescriptorLength … member
/bsp/renesas/ra6m4-cpk/ra/fsp/src/bsp/cmsis/Device/RENESAS/Include/
A Drenesas.h519 …__IOM uint16_t DL; /*!< (@ 0x00000004) Mailbox DLC Register … member
10764 …__IOM uint32_t DL : 2; /*!< [5..4] Transmit/Receive DescriptorLength … member
/bsp/renesas/ra6m4-iot/ra/fsp/src/bsp/cmsis/Device/RENESAS/Include/
A Drenesas.h519 …__IOM uint16_t DL; /*!< (@ 0x00000004) Mailbox DLC Register … member
10764 …__IOM uint32_t DL : 2; /*!< [5..4] Transmit/Receive DescriptorLength … member
/bsp/renesas/ra6m3-ek/ra/fsp/src/bsp/cmsis/Device/RENESAS/Include/
A Drenesas.h519 …__IOM uint16_t DL; /*!< (@ 0x00000004) Mailbox DLC Register … member
10764 …__IOM uint32_t DL : 2; /*!< [5..4] Transmit/Receive DescriptorLength … member
/bsp/renesas/rzn2l_etherkit/rzn/fsp/src/bsp/cmsis/Device/RENESAS/Include/
A DR9A07G084.h857 …__IM uint32_t DL : 1; /*!< [8..8] Descriptor Load … member
1563 …__IM uint32_t DL : 1; /*!< [8..8] Descriptor Load … member
/bsp/renesas/ebf_qi_min_6m5/ra/fsp/src/bsp/cmsis/Device/RENESAS/Include/
A DR7FA6M5BH.h6234 …__IOM uint32_t DL : 2; /*!< [5..4] Transmit/Receive DescriptorLength … member
/bsp/renesas/ra8m1-ek/ra/fsp/src/bsp/cmsis/Device/RENESAS/Include/
A DR7FA8M1AH.h6441 …__IOM uint32_t DL : 2; /*!< [5..4] Transmit/Receive DescriptorLength … member
/bsp/renesas/ra8d1-vision-board/ra/fsp/src/bsp/cmsis/Device/RENESAS/Include/
A DR7FA8D1BH.h7954 …__IOM uint32_t DL : 2; /*!< [5..4] Transmit/Receive DescriptorLength … member
/bsp/renesas/ra8d1-ek/ra/fsp/src/bsp/cmsis/Device/RENESAS/Include/
A DR7FA8D1BH.h7954 …__IOM uint32_t DL : 2; /*!< [5..4] Transmit/Receive DescriptorLength … member

Completed in 6259 milliseconds