Home
last modified time | relevance | path

Searched refs:DMA1_Channel1_BASE (Results 1 – 25 of 56) sorted by relevance

123

/bsp/mm32f327x/Libraries/MM32F327x/Include/
A Dreg_dma.h48 #define DMA1_Channel1_BASE (AHBPERIPH_BASE + 0x0008) ///< Base Address: … macro
88 #define DMA1_ch1 ((DMA_Channel_TypeDef*) DMA1_Channel1_BASE)
94 #define DMA1_Channel1 ((DMA_Channel_TypeDef*) DMA1_Channel1_BASE)
/bsp/mm32l3xx/Libraries/MM32L3xx/HAL_lib/
A DMM32L3xx_lib_version.txt57 #define DMA1_Channel1_BASE (AHBPERIPH_BASE + 0x0000)
66 #define DMA1_Channel1_BASE (AHBPERIPH_BASE + 0x0008)
/bsp/mm32l07x/Libraries/MM32L0xx/HAL_lib/src/
A DHAL_dma.c122 case DMA1_Channel1_BASE: in DMA_DeInit()
/bsp/mm32l3xx/Libraries/MM32L3xx/HAL_lib/src/
A DHAL_dma.c125 case DMA1_Channel1_BASE: in DMA_DeInit()
/bsp/tkm32F499/Libraries/Hal_lib/src/
A DHAL_dma_bak.c126 case DMA1_Channel1_BASE:
/bsp/mm32f103x/Libraries/MM32F103/HAL_lib/src/
A DHAL_dma.c125 case DMA1_Channel1_BASE: in DMA_DeInit()
/bsp/mm32l07x/Libraries/MM32L0xx/HAL_lib/inc/
A DHAL_dma.h68 #define IS_DMA_ALL_PERIPH(PERIPH) (((*(uint32_t*)&(PERIPH)) == DMA1_Channel1_BASE) || \
/bsp/mm32l3xx/Libraries/MM32L3xx/HAL_lib/inc/
A DHAL_dma.h68 #define IS_DMA_ALL_PERIPH(PERIPH) (((*(uint32_t*)&(PERIPH)) == DMA1_Channel1_BASE) || \
/bsp/mm32f103x/Libraries/MM32F103/HAL_lib/inc/
A DHAL_dma.h68 #define IS_DMA_ALL_PERIPH(PERIPH) (((*(uint32_t*)&(PERIPH)) == DMA1_Channel1_BASE) || \
/bsp/tkm32F499/Libraries/Hal_lib/inc/
A DHAL_dma.h68 #define IS_DMA_ALL_PERIPH(PERIPH) (((*(uint32_t*)&(PERIPH)) == DMA1_Channel1_BASE) || \
/bsp/stm32/libraries/STM32L1xx_HAL/STM32L1xx_HAL_Driver/Inc/
A Dstm32l1xx_ll_dma.h49 (uint8_t)(DMA1_Channel1_BASE - DMA1_BASE),
/bsp/ft32/libraries/FT32F0xx/CMSIS/FT32F0xx/Include/
A Dft32f030x6.h688 #define DMA1_Channel1_BASE (DMA1_BASE + 0x00000008) macro
748 #define DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)
A Dft32f030x8.h726 #define DMA1_Channel1_BASE (DMA1_BASE + 0x00000008) macro
787 #define DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)
A Dft32f072x8.h735 #define DMA1_Channel1_BASE (DMA1_BASE + 0x00000008) macro
796 #define DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)
A Dft32f032x8.h737 #define DMA1_Channel1_BASE (DMA1_BASE + 0x00000008) macro
799 #define DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)
A Dft32f032x6.h737 #define DMA1_Channel1_BASE (DMA1_BASE + 0x00000008) macro
799 #define DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)
A Dft32f072xb.h786 #define DMA1_Channel1_BASE (DMA1_BASE + 0x00000008) macro
851 #define DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)
/bsp/wch/risc-v/Libraries/CH32V10x_StdPeriph_Driver/CMSIS/WCH/CH32V10x/Include/
A Dch32v10x.h561 #define DMA1_Channel1_BASE (AHBPERIPH_BASE + 0x0008) macro
630 #define DMA1_Channel1 ((DMA_Channel_TypeDef *)DMA1_Channel1_BASE)
/bsp/wch/risc-v/Libraries/CH32V10x_StdPeriph_Driver/StdPeriph_Driver/inc/
A Dch32v10x.h561 #define DMA1_Channel1_BASE (AHBPERIPH_BASE + 0x0008) macro
630 #define DMA1_Channel1 ((DMA_Channel_TypeDef *)DMA1_Channel1_BASE)
/bsp/mm32l3xx/Libraries/MM32L3xx/Include/
A DMM32L3xx.h982 #define DMA1_Channel1_BASE (AHBPERIPH_BASE + 0x0008) macro
1045 #define DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)
/bsp/mm32f103x/Libraries/MM32F103/Include/
A DMM32F103.h991 #define DMA1_Channel1_BASE (AHBPERIPH_BASE + 0x0008) macro
1054 #define DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)
/bsp/apm32/libraries/APM32S10x_Library/Device/Geehy/APM32S10x/Include/
A Dapm32s10x.h4396 #define DMA1_Channel1_BASE (AHBPERIPH_BASE + 0x0008) macro
4429 #define DMA1_Channel1 ((DMA_Channel_T *) DMA1_Channel1_BASE)
/bsp/tkm32F499/Libraries/CMSIS_and_startup/
A Dtk499.h1231 #define DMA1_Channel1_BASE (AHB1PERIPH_BASE + 0x6008) macro
1363 #define DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)
/bsp/mm32l07x/Libraries/MM32L0xx/Include/
A DMM32L0xx.h934 #define DMA1_Channel1_BASE (AHBPERIPH_BASE + 0x0008) macro
988 #define DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)
/bsp/hk32/libraries/HK32F0xx_StdPeriph_Driver/CMSIS/HK32F0xx/Include/
A Dhk32f030x4x6x8.h494 #define DMA1_Channel1_BASE (DMA1_BASE + 0x00000008) macro
547 #define DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)

Completed in 293 milliseconds

123