Home
last modified time | relevance | path

Searched refs:DMA_CCR_HTIE_Pos (Results 1 – 25 of 26) sorted by relevance

12

/bsp/mm32f327x/Libraries/MM32F327x/Include/
A Dreg_dma.h249 #define DMA_CCR_HTIE_Pos (2) macro
250 #define DMA_CCR_HTIE (0x01U << DMA_CCR_HTIE_Pos) ///< Half Transfer …
/bsp/hk32/libraries/HK32F0xx_StdPeriph_Driver/CMSIS/HK32F0xx/Include/
A Dhk32f030x4x6x8.h1140 #define DMA_CCR_HTIE_Pos (2U) macro
1141 #define DMA_CCR_HTIE_Msk (0x1U << DMA_CCR_HTIE_Pos) /*!< 0x00000004 */
A Dhk32f031x4x6.h1118 #define DMA_CCR_HTIE_Pos (2U) macro
1119 #define DMA_CCR_HTIE_Msk (0x1U << DMA_CCR_HTIE_Pos) /*!< 0x00000004 */
A Dhk32f04ax4x6x8.h1186 #define DMA_CCR_HTIE_Pos (2U) macro
1187 #define DMA_CCR_HTIE_Msk (0x1U << DMA_CCR_HTIE_Pos) /*!< 0x00000004 */
/bsp/stm32/libraries/STM32L1xx_HAL/CMSIS/Device/ST/STM32L1xx/Include/
A Dstm32l100xb.h1996 #define DMA_CCR_HTIE_Pos (2U) macro
1997 #define DMA_CCR_HTIE_Msk (0x1UL << DMA_CCR_HTIE_Pos) /*!< 0x00000004 */
A Dstm32l100xba.h1999 #define DMA_CCR_HTIE_Pos (2U) macro
2000 #define DMA_CCR_HTIE_Msk (0x1UL << DMA_CCR_HTIE_Pos) /*!< 0x00000004 */
A Dstm32l151xb.h1997 #define DMA_CCR_HTIE_Pos (2U) macro
1998 #define DMA_CCR_HTIE_Msk (0x1UL << DMA_CCR_HTIE_Pos) /*!< 0x00000004 */
A Dstm32l151xba.h2000 #define DMA_CCR_HTIE_Pos (2U) macro
2001 #define DMA_CCR_HTIE_Msk (0x1UL << DMA_CCR_HTIE_Pos) /*!< 0x00000004 */
A Dstm32l152xb.h2014 #define DMA_CCR_HTIE_Pos (2U) macro
2015 #define DMA_CCR_HTIE_Msk (0x1UL << DMA_CCR_HTIE_Pos) /*!< 0x00000004 */
A Dstm32l152xba.h2002 #define DMA_CCR_HTIE_Pos (2U) macro
2003 #define DMA_CCR_HTIE_Msk (0x1UL << DMA_CCR_HTIE_Pos) /*!< 0x00000004 */
A Dstm32l100xc.h2072 #define DMA_CCR_HTIE_Pos (2U) macro
2073 #define DMA_CCR_HTIE_Msk (0x1UL << DMA_CCR_HTIE_Pos) /*!< 0x00000004 */
A Dstm32l162xdx.h2424 #define DMA_CCR_HTIE_Pos (2U) macro
2425 #define DMA_CCR_HTIE_Msk (0x1UL << DMA_CCR_HTIE_Pos) /*!< 0x00000004 */
A Dstm32l162xe.h2424 #define DMA_CCR_HTIE_Pos (2U) macro
2425 #define DMA_CCR_HTIE_Msk (0x1UL << DMA_CCR_HTIE_Pos) /*!< 0x00000004 */
A Dstm32l152xc.h2234 #define DMA_CCR_HTIE_Pos (2U) macro
2235 #define DMA_CCR_HTIE_Msk (0x1UL << DMA_CCR_HTIE_Pos) /*!< 0x00000004 */
A Dstm32l152xca.h2277 #define DMA_CCR_HTIE_Pos (2U) macro
2278 #define DMA_CCR_HTIE_Msk (0x1UL << DMA_CCR_HTIE_Pos) /*!< 0x00000004 */
A Dstm32l152xe.h2294 #define DMA_CCR_HTIE_Pos (2U) macro
2295 #define DMA_CCR_HTIE_Msk (0x1UL << DMA_CCR_HTIE_Pos) /*!< 0x00000004 */
A Dstm32l162xc.h2364 #define DMA_CCR_HTIE_Pos (2U) macro
2365 #define DMA_CCR_HTIE_Msk (0x1UL << DMA_CCR_HTIE_Pos) /*!< 0x00000004 */
A Dstm32l162xca.h2407 #define DMA_CCR_HTIE_Pos (2U) macro
2408 #define DMA_CCR_HTIE_Msk (0x1UL << DMA_CCR_HTIE_Pos) /*!< 0x00000004 */
A Dstm32l151xca.h2260 #define DMA_CCR_HTIE_Pos (2U) macro
2261 #define DMA_CCR_HTIE_Msk (0x1UL << DMA_CCR_HTIE_Pos) /*!< 0x00000004 */
A Dstm32l151xdx.h2277 #define DMA_CCR_HTIE_Pos (2U) macro
2278 #define DMA_CCR_HTIE_Msk (0x1UL << DMA_CCR_HTIE_Pos) /*!< 0x00000004 */
A Dstm32l151xe.h2277 #define DMA_CCR_HTIE_Pos (2U) macro
2278 #define DMA_CCR_HTIE_Msk (0x1UL << DMA_CCR_HTIE_Pos) /*!< 0x00000004 */
A Dstm32l151xc.h2217 #define DMA_CCR_HTIE_Pos (2U) macro
2218 #define DMA_CCR_HTIE_Msk (0x1UL << DMA_CCR_HTIE_Pos) /*!< 0x00000004 */
A Dstm32l152xdx.h2294 #define DMA_CCR_HTIE_Pos (2U) macro
2295 #define DMA_CCR_HTIE_Msk (0x1UL << DMA_CCR_HTIE_Pos) /*!< 0x00000004 */
A Dstm32l151xd.h2376 #define DMA_CCR_HTIE_Pos (2U) macro
2377 #define DMA_CCR_HTIE_Msk (0x1UL << DMA_CCR_HTIE_Pos) /*!< 0x00000004 */
A Dstm32l152xd.h2393 #define DMA_CCR_HTIE_Pos (2U) macro
2394 #define DMA_CCR_HTIE_Msk (0x1UL << DMA_CCR_HTIE_Pos) /*!< 0x00000004 */

Completed in 2149 milliseconds

12