Home
last modified time | relevance | path

Searched refs:DMA_CCR_MINC_Pos (Results 1 – 25 of 26) sorted by relevance

12

/bsp/mm32f327x/Libraries/MM32F327x/Include/
A Dreg_dma.h259 #define DMA_CCR_MINC_Pos (7) macro
260 #define DMA_CCR_MINC (0x01U << DMA_CCR_MINC_Pos) ///< Memory increme…
/bsp/hk32/libraries/HK32F0xx_StdPeriph_Driver/CMSIS/HK32F0xx/Include/
A Dhk32f030x4x6x8.h1155 #define DMA_CCR_MINC_Pos (7U) macro
1156 #define DMA_CCR_MINC_Msk (0x1U << DMA_CCR_MINC_Pos) /*!< 0x00000080 */
A Dhk32f031x4x6.h1133 #define DMA_CCR_MINC_Pos (7U) macro
1134 #define DMA_CCR_MINC_Msk (0x1U << DMA_CCR_MINC_Pos) /*!< 0x00000080 */
A Dhk32f04ax4x6x8.h1201 #define DMA_CCR_MINC_Pos (7U) macro
1202 #define DMA_CCR_MINC_Msk (0x1U << DMA_CCR_MINC_Pos) /*!< 0x00000080 */
/bsp/stm32/libraries/STM32L1xx_HAL/CMSIS/Device/ST/STM32L1xx/Include/
A Dstm32l100xb.h2011 #define DMA_CCR_MINC_Pos (7U) macro
2012 #define DMA_CCR_MINC_Msk (0x1UL << DMA_CCR_MINC_Pos) /*!< 0x00000080 */
A Dstm32l100xba.h2014 #define DMA_CCR_MINC_Pos (7U) macro
2015 #define DMA_CCR_MINC_Msk (0x1UL << DMA_CCR_MINC_Pos) /*!< 0x00000080 */
A Dstm32l151xb.h2012 #define DMA_CCR_MINC_Pos (7U) macro
2013 #define DMA_CCR_MINC_Msk (0x1UL << DMA_CCR_MINC_Pos) /*!< 0x00000080 */
A Dstm32l151xba.h2015 #define DMA_CCR_MINC_Pos (7U) macro
2016 #define DMA_CCR_MINC_Msk (0x1UL << DMA_CCR_MINC_Pos) /*!< 0x00000080 */
A Dstm32l152xb.h2029 #define DMA_CCR_MINC_Pos (7U) macro
2030 #define DMA_CCR_MINC_Msk (0x1UL << DMA_CCR_MINC_Pos) /*!< 0x00000080 */
A Dstm32l152xba.h2017 #define DMA_CCR_MINC_Pos (7U) macro
2018 #define DMA_CCR_MINC_Msk (0x1UL << DMA_CCR_MINC_Pos) /*!< 0x00000080 */
A Dstm32l100xc.h2087 #define DMA_CCR_MINC_Pos (7U) macro
2088 #define DMA_CCR_MINC_Msk (0x1UL << DMA_CCR_MINC_Pos) /*!< 0x00000080 */
A Dstm32l162xdx.h2439 #define DMA_CCR_MINC_Pos (7U) macro
2440 #define DMA_CCR_MINC_Msk (0x1UL << DMA_CCR_MINC_Pos) /*!< 0x00000080 */
A Dstm32l162xe.h2439 #define DMA_CCR_MINC_Pos (7U) macro
2440 #define DMA_CCR_MINC_Msk (0x1UL << DMA_CCR_MINC_Pos) /*!< 0x00000080 */
A Dstm32l152xc.h2249 #define DMA_CCR_MINC_Pos (7U) macro
2250 #define DMA_CCR_MINC_Msk (0x1UL << DMA_CCR_MINC_Pos) /*!< 0x00000080 */
A Dstm32l152xca.h2292 #define DMA_CCR_MINC_Pos (7U) macro
2293 #define DMA_CCR_MINC_Msk (0x1UL << DMA_CCR_MINC_Pos) /*!< 0x00000080 */
A Dstm32l152xe.h2309 #define DMA_CCR_MINC_Pos (7U) macro
2310 #define DMA_CCR_MINC_Msk (0x1UL << DMA_CCR_MINC_Pos) /*!< 0x00000080 */
A Dstm32l162xc.h2379 #define DMA_CCR_MINC_Pos (7U) macro
2380 #define DMA_CCR_MINC_Msk (0x1UL << DMA_CCR_MINC_Pos) /*!< 0x00000080 */
A Dstm32l162xca.h2422 #define DMA_CCR_MINC_Pos (7U) macro
2423 #define DMA_CCR_MINC_Msk (0x1UL << DMA_CCR_MINC_Pos) /*!< 0x00000080 */
A Dstm32l151xca.h2275 #define DMA_CCR_MINC_Pos (7U) macro
2276 #define DMA_CCR_MINC_Msk (0x1UL << DMA_CCR_MINC_Pos) /*!< 0x00000080 */
A Dstm32l151xdx.h2292 #define DMA_CCR_MINC_Pos (7U) macro
2293 #define DMA_CCR_MINC_Msk (0x1UL << DMA_CCR_MINC_Pos) /*!< 0x00000080 */
A Dstm32l151xe.h2292 #define DMA_CCR_MINC_Pos (7U) macro
2293 #define DMA_CCR_MINC_Msk (0x1UL << DMA_CCR_MINC_Pos) /*!< 0x00000080 */
A Dstm32l151xc.h2232 #define DMA_CCR_MINC_Pos (7U) macro
2233 #define DMA_CCR_MINC_Msk (0x1UL << DMA_CCR_MINC_Pos) /*!< 0x00000080 */
A Dstm32l152xdx.h2309 #define DMA_CCR_MINC_Pos (7U) macro
2310 #define DMA_CCR_MINC_Msk (0x1UL << DMA_CCR_MINC_Pos) /*!< 0x00000080 */
A Dstm32l151xd.h2391 #define DMA_CCR_MINC_Pos (7U) macro
2392 #define DMA_CCR_MINC_Msk (0x1UL << DMA_CCR_MINC_Pos) /*!< 0x00000080 */
A Dstm32l152xd.h2408 #define DMA_CCR_MINC_Pos (7U) macro
2409 #define DMA_CCR_MINC_Msk (0x1UL << DMA_CCR_MINC_Pos) /*!< 0x00000080 */

Completed in 1896 milliseconds

12