Home
last modified time | relevance | path

Searched refs:DMA_CCR_MSIZE_0 (Results 1 – 25 of 37) sorted by relevance

12

/bsp/mm32f327x/Libraries/MM32F327x/Include/
A Dreg_dma.h273 #define DMA_CCR_MSIZE_0 (0x01U << DMA_CCR_MSIZE_Pos) ///< Bit0 macro
A Dmm32_reg_redefine_v1.h376 #define DMA_CCR1_MSIZE_0 DMA_CCR_MSIZE_0
/bsp/stm32/libraries/STM32L1xx_HAL/STM32L1xx_HAL_Driver/Inc/
A Dstm32l1xx_hal_dma.h203 #define DMA_MDATAALIGN_HALFWORD DMA_CCR_MSIZE_0 /*!< Memory data alignment : HalfWord */
A Dstm32l1xx_ll_dma.h300 #define LL_DMA_MDATAALIGN_HALFWORD DMA_CCR_MSIZE_0 /*!< Memory data alignment : Half…
/bsp/hk32/libraries/HK32F0xx_StdPeriph_Driver/inc/
A Dhk32f0xx_dma.h147 #define DMA_MemoryDataSize_HalfWord DMA_CCR_MSIZE_0
/bsp/ft32/libraries/FT32F0xx/FT32F0xx_Driver/Inc/
A Dft32f0xx_dma.h147 #define DMA_MemoryDataSize_HalfWord DMA_CCR_MSIZE_0
/bsp/ft32/libraries/FT32F0xx/CMSIS/FT32F0xx/Include/
A Dft32f030x6.h1200 #define DMA_CCR_MSIZE_0 ((uint32_t)0x00000400) /*!< Bit 0 … macro
A Dft32f030x8.h1238 #define DMA_CCR_MSIZE_0 ((uint32_t)0x00000400) /*!< Bit 0 … macro
A Dft32f072x8.h1277 #define DMA_CCR_MSIZE_0 ((uint32_t)0x00000400) /*!< Bit 0 … macro
A Dft32f032x8.h1280 #define DMA_CCR_MSIZE_0 ((uint32_t)0x00000400) /*!< Bit 0 … macro
A Dft32f032x6.h1279 #define DMA_CCR_MSIZE_0 ((uint32_t)0x00000400) /*!< Bit 0 … macro
A Dft32f072xb.h1448 #define DMA_CCR_MSIZE_0 ((uint32_t)0x00000400) /*!< Bit 0 … macro
/bsp/hk32/libraries/HK32F0xx_StdPeriph_Driver/CMSIS/HK32F0xx/Include/
A Dhk32f030x4x6x8.h1168 #define DMA_CCR_MSIZE_0 (0x1U << DMA_CCR_MSIZE_Pos) /*!< 0x00000400 */ macro
A Dhk32f031x4x6.h1146 #define DMA_CCR_MSIZE_0 (0x1U << DMA_CCR_MSIZE_Pos) /*!< 0x00000400 */ macro
A Dhk32f04ax4x6x8.h1214 #define DMA_CCR_MSIZE_0 (0x1U << DMA_CCR_MSIZE_Pos) /*!< 0x00000400 */ macro
/bsp/stm32/libraries/STM32L1xx_HAL/CMSIS/Device/ST/STM32L1xx/Include/
A Dstm32l100xb.h2024 #define DMA_CCR_MSIZE_0 (0x1UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000400 */ macro
A Dstm32l100xba.h2027 #define DMA_CCR_MSIZE_0 (0x1UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000400 */ macro
A Dstm32l151xb.h2025 #define DMA_CCR_MSIZE_0 (0x1UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000400 */ macro
A Dstm32l151xba.h2028 #define DMA_CCR_MSIZE_0 (0x1UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000400 */ macro
A Dstm32l152xb.h2042 #define DMA_CCR_MSIZE_0 (0x1UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000400 */ macro
A Dstm32l152xba.h2030 #define DMA_CCR_MSIZE_0 (0x1UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000400 */ macro
A Dstm32l100xc.h2100 #define DMA_CCR_MSIZE_0 (0x1UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000400 */ macro
A Dstm32l162xdx.h2452 #define DMA_CCR_MSIZE_0 (0x1UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000400 */ macro
A Dstm32l162xe.h2452 #define DMA_CCR_MSIZE_0 (0x1UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000400 */ macro
A Dstm32l152xc.h2262 #define DMA_CCR_MSIZE_0 (0x1UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000400 */ macro

Completed in 1180 milliseconds

12