Home
last modified time | relevance | path

Searched refs:DMA_CCR_PL (Results 1 – 25 of 40) sorted by relevance

12

/bsp/mm32/libraries/MM32F3270_HAL/MM32F3270_HAL_Driver/Src/
A Dhal_dma.c40 | DMA_CCR_PL(init->Priority) in DMA_InitChannel()
/bsp/mm32f327x/Libraries/MM32F327x/HAL_Lib/Src/
A Dhal_dma.c76 …CCR_CIRC | DMA_CCR_PINC | DMA_CCR_MINC | DMA_CCR_PSIZE | DMA_CCR_MSIZE | DMA_CCR_PL | DMA_CCR_M2M), in DMA_Init()
/bsp/stm32/libraries/STM32L1xx_HAL/STM32L1xx_HAL_Driver/Inc/
A Dstm32l1xx_ll_dma.h312 #define LL_DMA_PRIORITY_VERYHIGH DMA_CCR_PL /*!< Priority level : Very_High */
567 …_MEM2MEM | DMA_CCR_CIRC | DMA_CCR_PINC | DMA_CCR_MINC | DMA_CCR_PSIZE | DMA_CCR_MSIZE | DMA_CCR_PL, in LL_DMA_ConfigTransfer()
872 …hannel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PL, in LL_DMA_SetChannelPriorityLevel()
897 DMA_CCR_PL)); in LL_DMA_GetChannelPriorityLevel()
A Dstm32l1xx_hal_dma.h224 #define DMA_PRIORITY_VERY_HIGH DMA_CCR_PL /*!< Priority level : Very_High */
/bsp/mm32f327x/Libraries/MM32F327x/Include/
A Dreg_dma.h281 #define DMA_CCR_PL (0x03U << DMA_CCR_PL_Pos) ///< PL[1:0] bits(C… macro
/bsp/stm32/libraries/STM32L1xx_HAL/STM32L1xx_HAL_Driver/Src/
A Dstm32l1xx_hal_dma.c191 tmp &= ((uint32_t)~(DMA_CCR_PL | DMA_CCR_MSIZE | DMA_CCR_PSIZE | in HAL_DMA_Init()
/bsp/hk32/libraries/HK32F0xx_StdPeriph_Driver/inc/
A Dhk32f0xx_dma.h173 #define DMA_Priority_VeryHigh DMA_CCR_PL
/bsp/ft32/libraries/FT32F0xx/FT32F0xx_Driver/Inc/
A Dft32f0xx_dma.h173 #define DMA_Priority_VeryHigh DMA_CCR_PL
/bsp/ft32/libraries/FT32F0xx/CMSIS/FT32F0xx/Include/
A Dft32f030x6.h1203 #define DMA_CCR_PL ((uint32_t)0x00003000) /*!< PL[1:0] bits(Channe… macro
A Dft32f030x8.h1241 #define DMA_CCR_PL ((uint32_t)0x00003000) /*!< PL[1:0] bits(Channe… macro
A Dft32f072x8.h1280 #define DMA_CCR_PL ((uint32_t)0x00003000) /*!< PL[1:0] bits(Channe… macro
A Dft32f032x8.h1283 #define DMA_CCR_PL ((uint32_t)0x00003000) /*!< PL[1:0] bits(Channe… macro
A Dft32f032x6.h1282 #define DMA_CCR_PL ((uint32_t)0x00003000) /*!< PL[1:0] bits(Channe… macro
A Dft32f072xb.h1451 #define DMA_CCR_PL ((uint32_t)0x00003000) /*!< PL[1:0] bits(Channe… macro
/bsp/hk32/libraries/HK32F0xx_StdPeriph_Driver/CMSIS/HK32F0xx/Include/
A Dhk32f030x4x6x8.h1173 #define DMA_CCR_PL DMA_CCR_PL_Msk /*!< PL[1:0] bits(Ch… macro
A Dhk32f031x4x6.h1151 #define DMA_CCR_PL DMA_CCR_PL_Msk /*!< PL[1:0] bits(Ch… macro
A Dhk32f04ax4x6x8.h1219 #define DMA_CCR_PL DMA_CCR_PL_Msk /*!< PL[1:0] bits(Ch… macro
/bsp/stm32/libraries/STM32L1xx_HAL/CMSIS/Device/ST/STM32L1xx/Include/
A Dstm32l100xb.h2029 #define DMA_CCR_PL DMA_CCR_PL_Msk /*!< PL[1:0] bits(Ch… macro
A Dstm32l100xba.h2032 #define DMA_CCR_PL DMA_CCR_PL_Msk /*!< PL[1:0] bits(Ch… macro
A Dstm32l151xb.h2030 #define DMA_CCR_PL DMA_CCR_PL_Msk /*!< PL[1:0] bits(Ch… macro
A Dstm32l151xba.h2033 #define DMA_CCR_PL DMA_CCR_PL_Msk /*!< PL[1:0] bits(Ch… macro
A Dstm32l152xb.h2047 #define DMA_CCR_PL DMA_CCR_PL_Msk /*!< PL[1:0] bits(Ch… macro
A Dstm32l152xba.h2035 #define DMA_CCR_PL DMA_CCR_PL_Msk /*!< PL[1:0] bits(Ch… macro
A Dstm32l100xc.h2105 #define DMA_CCR_PL DMA_CCR_PL_Msk /*!< PL[1:0] bits(Ch… macro
A Dstm32l162xdx.h2457 #define DMA_CCR_PL DMA_CCR_PL_Msk /*!< PL[1:0] bits(Ch… macro

Completed in 1252 milliseconds

12