Home
last modified time | relevance | path

Searched refs:DMA_CCR_PL_0 (Results 1 – 25 of 37) sorted by relevance

12

/bsp/mm32f327x/Libraries/MM32F327x/Include/
A Dreg_dma.h282 #define DMA_CCR_PL_0 (0x01U << DMA_CCR_PL_Pos) ///< Bit0 macro
A Dmm32_reg_redefine_v1.h377 #define DMA_CCR1_PL_0 DMA_CCR_PL_0
/bsp/stm32/libraries/STM32L1xx_HAL/STM32L1xx_HAL_Driver/Inc/
A Dstm32l1xx_hal_dma.h222 #define DMA_PRIORITY_MEDIUM DMA_CCR_PL_0 /*!< Priority level : Medium */
A Dstm32l1xx_ll_dma.h310 #define LL_DMA_PRIORITY_MEDIUM DMA_CCR_PL_0 /*!< Priority level : Medium */
/bsp/hk32/libraries/HK32F0xx_StdPeriph_Driver/inc/
A Dhk32f0xx_dma.h175 #define DMA_Priority_Medium DMA_CCR_PL_0
/bsp/ft32/libraries/FT32F0xx/FT32F0xx_Driver/Inc/
A Dft32f0xx_dma.h175 #define DMA_Priority_Medium DMA_CCR_PL_0
/bsp/ft32/libraries/FT32F0xx/CMSIS/FT32F0xx/Include/
A Dft32f030x6.h1204 #define DMA_CCR_PL_0 ((uint32_t)0x00001000) /*!< Bit 0 … macro
A Dft32f030x8.h1242 #define DMA_CCR_PL_0 ((uint32_t)0x00001000) /*!< Bit 0 … macro
A Dft32f072x8.h1281 #define DMA_CCR_PL_0 ((uint32_t)0x00001000) /*!< Bit 0 … macro
A Dft32f032x8.h1284 #define DMA_CCR_PL_0 ((uint32_t)0x00001000) /*!< Bit 0 … macro
A Dft32f032x6.h1283 #define DMA_CCR_PL_0 ((uint32_t)0x00001000) /*!< Bit 0 … macro
A Dft32f072xb.h1452 #define DMA_CCR_PL_0 ((uint32_t)0x00001000) /*!< Bit 0 … macro
/bsp/hk32/libraries/HK32F0xx_StdPeriph_Driver/CMSIS/HK32F0xx/Include/
A Dhk32f030x4x6x8.h1174 #define DMA_CCR_PL_0 (0x1U << DMA_CCR_PL_Pos) /*!< 0x00001000 */ macro
A Dhk32f031x4x6.h1152 #define DMA_CCR_PL_0 (0x1U << DMA_CCR_PL_Pos) /*!< 0x00001000 */ macro
A Dhk32f04ax4x6x8.h1220 #define DMA_CCR_PL_0 (0x1U << DMA_CCR_PL_Pos) /*!< 0x00001000 */ macro
/bsp/stm32/libraries/STM32L1xx_HAL/CMSIS/Device/ST/STM32L1xx/Include/
A Dstm32l100xb.h2030 #define DMA_CCR_PL_0 (0x1UL << DMA_CCR_PL_Pos) /*!< 0x00001000 */ macro
A Dstm32l100xba.h2033 #define DMA_CCR_PL_0 (0x1UL << DMA_CCR_PL_Pos) /*!< 0x00001000 */ macro
A Dstm32l151xb.h2031 #define DMA_CCR_PL_0 (0x1UL << DMA_CCR_PL_Pos) /*!< 0x00001000 */ macro
A Dstm32l151xba.h2034 #define DMA_CCR_PL_0 (0x1UL << DMA_CCR_PL_Pos) /*!< 0x00001000 */ macro
A Dstm32l152xb.h2048 #define DMA_CCR_PL_0 (0x1UL << DMA_CCR_PL_Pos) /*!< 0x00001000 */ macro
A Dstm32l152xba.h2036 #define DMA_CCR_PL_0 (0x1UL << DMA_CCR_PL_Pos) /*!< 0x00001000 */ macro
A Dstm32l100xc.h2106 #define DMA_CCR_PL_0 (0x1UL << DMA_CCR_PL_Pos) /*!< 0x00001000 */ macro
A Dstm32l162xdx.h2458 #define DMA_CCR_PL_0 (0x1UL << DMA_CCR_PL_Pos) /*!< 0x00001000 */ macro
A Dstm32l162xe.h2458 #define DMA_CCR_PL_0 (0x1UL << DMA_CCR_PL_Pos) /*!< 0x00001000 */ macro
A Dstm32l152xc.h2268 #define DMA_CCR_PL_0 (0x1UL << DMA_CCR_PL_Pos) /*!< 0x00001000 */ macro

Completed in 1250 milliseconds

12