Home
last modified time | relevance | path

Searched refs:DataLatency (Results 1 – 12 of 12) sorted by relevance

/bsp/n32g452xx/Libraries/N32_Std_Driver/n32g45x_std_periph_driver/src/
A Dn32g45x_xfmc.c167 … assert_param(IS_XFMC_NOR_SRAM_DATA_LATENCY(XFMC_NORSRAMInitStruct->RWTimingStruct->DataLatency)); in XFMC_InitNorSram()
195 | XFMC_NORSRAMInitStruct->RWTimingStruct->DataLatency in XFMC_InitNorSram()
205 … assert_param(IS_XFMC_NOR_SRAM_DATA_LATENCY(XFMC_NORSRAMInitStruct->WTimingStruct->DataLatency)); in XFMC_InitNorSram()
211 | XFMC_NORSRAMInitStruct->WTimingStruct->DataLatency in XFMC_InitNorSram()
302 XFMC_NORSRAMInitStruct->RWTimingStruct->DataLatency = XFMC_NOR_SRAM_DATA_LATENCY_17CLK; in XFMC_InitNorSramStruct()
309 XFMC_NORSRAMInitStruct->WTimingStruct->DataLatency = XFMC_NOR_SRAM_DATA_LATENCY_17CLK; in XFMC_InitNorSramStruct()
/bsp/stm32/libraries/STM32L1xx_HAL/STM32L1xx_HAL_Driver/Src/
A Dstm32l1xx_ll_fsmc.c286 assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency)); in FSMC_NORSRAM_Timing_Init()
296 … (((Timing->DataLatency) - 2U) << FSMC_BTRx_DATLAT_Pos) | in FSMC_NORSRAM_Timing_Init()
/bsp/stm32/stm32f429-armfly-v6/board/ports/
A Ddrv_ext_io.c66 timing.DataLatency = 0; in HC574_Config_FMC()
/bsp/stm32/stm32f103-100ask-pro/board/ports/
A Ddrv_sram.c66 Timing.DataLatency = 17; in external_sram_init()
/bsp/stm32/stm32f103-atk-warshipv3/board/ports/
A Ddrv_sram.c65 Timing.DataLatency = 17; in external_sram_init()
/bsp/stm32/stm32f407-atk-explorer/board/ports/
A Ddrv_sram.c67 Timing.DataLatency = 0; in rt_hw_sram_init()
A Ddrv_lcd.c608 Timing.DataLatency = 2; in drv_lcd_init()
/bsp/stm32/stm32l4r9-st-eval/board/ports/
A Ddrv_sram.c43 …SRAM_Timing.DataLatency = DATALATENCY; /* Min value, Don't care on SRAM Ac… in SRAM_Init()
/bsp/stm32/libraries/STM32L1xx_HAL/STM32L1xx_HAL_Driver/Inc/
A Dstm32l1xx_ll_fsmc.h208 uint32_t DataLatency; /*!< Defines the number of memory clock cycles to issue member
/bsp/n32g452xx/Libraries/N32_Std_Driver/n32g45x_std_periph_driver/inc/
A Dn32g45x_xfmc.h85 uint32_t DataLatency; /*!< Defines the number of memory clock cycles to issue member
/bsp/stm32/stm32l496-st-discovery/board/CubeMX_Config/Src/
A Dmain.c1000 Timing.DataLatency = 17; in MX_FMC_Init()
1035 Timing.DataLatency = 17; in MX_FMC_Init()
/bsp/stm32/stm32f407-rt-spark/board/ports/lcd/
A Ddrv_lcd.c1245 read_timing.DataLatency = 0x00; in drv_lcd_init()
1254 write_timing.DataLatency = 0x00; in drv_lcd_init()

Completed in 24 milliseconds