Searched refs:FSMC_CLKDivision (Results 1 – 4 of 4) sorted by relevance
175 …assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision)… in FSMC_NORSRAMInit()205 (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) | in FSMC_NORSRAMInit()216 assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision)); in FSMC_NORSRAMInit()223 (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) | in FSMC_NORSRAMInit()379 FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision = 0xF; in FSMC_NORSRAMStructInit()386 FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision = 0xF; in FSMC_NORSRAMStructInit()
128 (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) | in FSMC_NORSRAMInit()138 (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) | in FSMC_NORSRAMInit()251 FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision = 0xF; in FSMC_NORSRAMStructInit()258 FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision = 0xF; in FSMC_NORSRAMStructInit()
43 …uint32_t FSMC_CLKDivision; /* Defines the period of CLK clock output signal, expressed … member
50 …uint32_t FSMC_CLKDivision; /*!< Defines the period of CLK clock output signal, expresse… member
Completed in 16 milliseconds