Home
last modified time | relevance | path

Searched refs:HAL_CLK_FACTOR (Results 1 – 5 of 5) sorted by relevance

/bsp/allwinner/libraries/sunxi-hal/hal/source/ccmu/sunxi/
A Dclk.c98 case HAL_CLK_FACTOR: in clk_get_core()
188 case HAL_CLK_FACTOR: in sunxi_clk_set_parent()
245 case HAL_CLK_FACTOR: in sunxi_clk_get_parent()
289 case HAL_CLK_FACTOR: in sunxi_clk_disable()
344 case HAL_CLK_FACTOR: in sunxi_clk_enabled()
392 case HAL_CLK_FACTOR: in sunxi_clk_is_enabled()
438 case HAL_CLK_FACTOR: in sunxi_clk_round_rate()
504 case HAL_CLK_FACTOR: in sunxi_clk_recalc_rate()
585 case HAL_CLK_FACTOR: in sunxi_clk_set_rate()
A Dplatform_clk.h10 HAL_CLK_FACTOR, enumerator
24 #define HAL_CLK_FACTOR_OFFSET (HAL_CLK_FACTOR*HAL_CLK_SECTION)
A Dclk_factors.h113 .clk_type = HAL_CLK_FACTOR, \
/bsp/allwinner/libraries/sunxi-hal/hal/source/ccmu/sunxi/sun8iw19p1/
A Dclk_sun8iw19.c760 SUNXI_CLK_FIXED_FACTOR(pll_periph0x2, HAL_CLK_PLL_PERI0X2, HAL_CLK_PLL_PERI0, HAL_CLK_FACTOR, 2, 1);
761 SUNXI_CLK_FIXED_FACTOR(pll_periph1x2, HAL_CLK_PLL_PERI1X2, HAL_CLK_PLL_PERI1, HAL_CLK_FACTOR, 2, 1);
762 SUNXI_CLK_FIXED_FACTOR(pll_audiox4, HAL_CLK_PLL_AUDIOX4, HAL_CLK_PLL_AUDIO, HAL_CLK_FACTOR, 4, 1);
763 SUNXI_CLK_FIXED_FACTOR(pll_audiox2, HAL_CLK_PLL_AUDIOX2, HAL_CLK_PLL_AUDIO, HAL_CLK_FACTOR, 2, 1);
764 SUNXI_CLK_FIXED_FACTOR(pll_videox4, HAL_CLK_PLL_VIDEOX4, HAL_CLK_PLL_VIDEO, HAL_CLK_FACTOR, 4, 1);
765 SUNXI_CLK_FIXED_FACTOR(pll_ddrdiv4, HAL_CLK_PLL_DDRDIV4, HAL_CLK_PLL_DDR0, HAL_CLK_FACTOR, 1, 4);
/bsp/allwinner/libraries/sunxi-hal/hal/source/ccmu/sunxi/sun8iw18p1/
A Dclk_sun8iw18.c559 SUNXI_CLK_FIXED_FACTOR(pll_periph0x2, HAL_CLK_PLL_PERI0X2, HAL_CLK_PLL_PERI0, HAL_CLK_FACTOR, 2, 1);
560 SUNXI_CLK_FIXED_FACTOR(pll_periph1x2, HAL_CLK_PLL_PERI1X2, HAL_CLK_PLL_PERI1, HAL_CLK_FACTOR, 2, 1);
561 SUNXI_CLK_FIXED_FACTOR(pll_audiox4, HAL_CLK_PLL_AUDIOX4, HAL_CLK_PLL_AUDIO, HAL_CLK_FACTOR, 4, 1);

Completed in 28 milliseconds