Home
last modified time | relevance | path

Searched refs:HPM_L1C_CACHELINE_ALIGN_DOWN (Results 1 – 21 of 21) sorted by relevance

/bsp/hpmicro/libraries/hpm_sdk/soc/HPM6800/HPM6880/
A Dhpm_l1c_drv.h368 #define HPM_L1C_CACHELINE_ALIGN_DOWN(n) ((uint32_t)(n) & ~(HPM_L1C_CACHELINE_SIZE - 1U)) macro
373 #define HPM_L1C_CACHELINE_ALIGN_UP(n) HPM_L1C_CACHELINE_ALIGN_DOWN((uint32_t)(n) + HPM_L1C_CACHEL…
/bsp/hpmicro/libraries/hpm_sdk/soc/HPM6700/HPM6750/
A Dhpm_l1c_drv.h368 #define HPM_L1C_CACHELINE_ALIGN_DOWN(n) ((uint32_t)(n) & ~(HPM_L1C_CACHELINE_SIZE - 1U)) macro
373 #define HPM_L1C_CACHELINE_ALIGN_UP(n) HPM_L1C_CACHELINE_ALIGN_DOWN((uint32_t)(n) + HPM_L1C_CACHEL…
/bsp/hpmicro/libraries/hpm_sdk/soc/HPM6E00/HPM6E80/
A Dhpm_l1c_drv.h368 #define HPM_L1C_CACHELINE_ALIGN_DOWN(n) ((uint32_t)(n) & ~(HPM_L1C_CACHELINE_SIZE - 1U)) macro
373 #define HPM_L1C_CACHELINE_ALIGN_UP(n) HPM_L1C_CACHELINE_ALIGN_DOWN((uint32_t)(n) + HPM_L1C_CACHEL…
/bsp/hpmicro/libraries/hpm_sdk/soc/HPM6200/HPM6280/
A Dhpm_l1c_drv.h368 #define HPM_L1C_CACHELINE_ALIGN_DOWN(n) ((uint32_t)(n) & ~(HPM_L1C_CACHELINE_SIZE - 1U)) macro
373 #define HPM_L1C_CACHELINE_ALIGN_UP(n) HPM_L1C_CACHELINE_ALIGN_DOWN((uint32_t)(n) + HPM_L1C_CACHEL…
/bsp/hpmicro/libraries/hpm_sdk/soc/HPM6300/HPM6360/
A Dhpm_l1c_drv.h368 #define HPM_L1C_CACHELINE_ALIGN_DOWN(n) ((uint32_t)(n) & ~(HPM_L1C_CACHELINE_SIZE - 1U)) macro
373 #define HPM_L1C_CACHELINE_ALIGN_UP(n) HPM_L1C_CACHELINE_ALIGN_DOWN((uint32_t)(n) + HPM_L1C_CACHEL…
/bsp/hpmicro/libraries/hpm_sdk/soc/HPM5300/HPM5301/
A Dhpm_l1c_drv.h368 #define HPM_L1C_CACHELINE_ALIGN_DOWN(n) ((uint32_t)(n) & ~(HPM_L1C_CACHELINE_SIZE - 1U)) macro
373 #define HPM_L1C_CACHELINE_ALIGN_UP(n) HPM_L1C_CACHELINE_ALIGN_DOWN((uint32_t)(n) + HPM_L1C_CACHEL…
/bsp/hpmicro/libraries/hpm_sdk/soc/HPM5300/HPM5361/
A Dhpm_l1c_drv.h368 #define HPM_L1C_CACHELINE_ALIGN_DOWN(n) ((uint32_t)(n) & ~(HPM_L1C_CACHELINE_SIZE - 1U)) macro
373 #define HPM_L1C_CACHELINE_ALIGN_UP(n) HPM_L1C_CACHELINE_ALIGN_DOWN((uint32_t)(n) + HPM_L1C_CACHEL…
/bsp/hpmicro/hpm5301evklite/board/
A Dfal_flash_port.c110 rt_uint32_t aligned_start = HPM_L1C_CACHELINE_ALIGN_DOWN(flash_addr); in read()
/bsp/hpmicro/hpm6300evk/board/
A Dfal_flash_port.c110 rt_uint32_t aligned_start = HPM_L1C_CACHELINE_ALIGN_DOWN(flash_addr); in read()
/bsp/hpmicro/hpm6750evk/board/
A Dfal_flash_port.c123 rt_uint32_t aligned_start = HPM_L1C_CACHELINE_ALIGN_DOWN(flash_addr); in read()
/bsp/hpmicro/hpm5300evk/board/
A Dfal_flash_port.c110 rt_uint32_t aligned_start = HPM_L1C_CACHELINE_ALIGN_DOWN(flash_addr); in read()
/bsp/hpmicro/hpm6200evk/board/
A Dfal_flash_port.c110 rt_uint32_t aligned_start = HPM_L1C_CACHELINE_ALIGN_DOWN(flash_addr); in read()
/bsp/hpmicro/hpm6750evk2/board/
A Dfal_flash_port.c124 rt_uint32_t aligned_start = HPM_L1C_CACHELINE_ALIGN_DOWN(flash_addr); in read()
/bsp/hpmicro/hpm6750evkmini/board/
A Dfal_flash_port.c124 rt_uint32_t aligned_start = HPM_L1C_CACHELINE_ALIGN_DOWN(flash_addr); in read()
/bsp/hpmicro/hpm6800evk/board/
A Dfal_flash_port.c124 rt_uint32_t aligned_start = HPM_L1C_CACHELINE_ALIGN_DOWN(flash_addr); in read()
/bsp/hpmicro/hpm6e00evk/board/
A Dfal_flash_port.c124 rt_uint32_t aligned_start = HPM_L1C_CACHELINE_ALIGN_DOWN(flash_addr); in read()
/bsp/hpmicro/libraries/drivers/
A Ddrv_sdio.c35 #define SDXC_CACHELINE_ALIGN_DOWN(x) HPM_L1C_CACHELINE_ALIGN_DOWN(x)
513 rt_size_t aligned_start = HPM_L1C_CACHELINE_ALIGN_DOWN(buf_start); in hpm_sdmmc_request()
520 uint32_t aligned_tail = HPM_L1C_CACHELINE_ALIGN_DOWN(end_addr); in hpm_sdmmc_request()
A Ddrv_lcd.c119 aligned_start = HPM_L1C_CACHELINE_ALIGN_DOWN(buffer); in hpm_lcd_control()
A Ddrv_uart_v2.c596 … uint32_t aligned_start = HPM_L1C_CACHELINE_ALIGN_DOWN((uint32_t)uart->rx_idle_tmp_buffer); in uart_rx_done()
609 uint32_t aligned_start = HPM_L1C_CACHELINE_ALIGN_DOWN((uint32_t)rx_fifo->rb.buffer_ptr); in uart_rx_done()
1044 uint32_t aligned_start = HPM_L1C_CACHELINE_ALIGN_DOWN((uint32_t)buf);
/bsp/hpmicro/libraries/hpm_sdk/components/serial_nor/interface/spi/
A Dhpm_serial_nor_host_spi.c287 aligned_start = HPM_L1C_CACHELINE_ALIGN_DOWN((uint32_t)cmd_seq->data_phase.buf); in write()
355 aligned_start = HPM_L1C_CACHELINE_ALIGN_DOWN((uint32_t)dst_8); in read()
/bsp/hpmicro/libraries/hpm_sdk/components/spi/
A Dhpm_spi.c545 uint32_t aligned_start = HPM_L1C_CACHELINE_ALIGN_DOWN((uint32_t)context->tx_buff); in hpm_spi_setup_dma_transfer()
552 uint32_t aligned_start = HPM_L1C_CACHELINE_ALIGN_DOWN((uint32_t)context->rx_buff); in hpm_spi_setup_dma_transfer()

Completed in 62 milliseconds