Home
last modified time | relevance | path

Searched refs:INTCLR (Results 1 – 25 of 71) sorted by relevance

123

/bsp/n32/libraries/N32G4FR_Firmware_Library/n32g4fr_std_periph_driver/src/
A Dn32g4fr_dma.c142 DMA1->INTCLR |= DMA1_CH1_INT_MASK; in DMA_DeInit()
147 DMA1->INTCLR |= DMA1_CH2_INT_MASK; in DMA_DeInit()
152 DMA1->INTCLR |= DMA1_CH3_INT_MASK; in DMA_DeInit()
157 DMA1->INTCLR |= DMA1_CH4_INT_MASK; in DMA_DeInit()
162 DMA1->INTCLR |= DMA1_CH5_INT_MASK; in DMA_DeInit()
167 DMA1->INTCLR |= DMA1_CH6_INT_MASK; in DMA_DeInit()
172 DMA1->INTCLR |= DMA1_CH7_INT_MASK; in DMA_DeInit()
177 DMA1->INTCLR |= DMA1_CH8_INT_MASK; in DMA_DeInit()
182 DMA2->INTCLR |= DMA2_CH1_INT_MASK; in DMA_DeInit()
586 DMAy->INTCLR = DMAyFlag; in DMA_ClearFlag()
[all …]
A Dn32g4fr_sdio.c180 SDIO->INTCLR = 0x00C007FF; in SDIO_DeInit()
702 SDIO->INTCLR = SDIO_FLAG; in SDIO_ClrFlag()
776 SDIO->INTCLR = SDIO_IT; in SDIO_ClrIntPendingBit()
/bsp/n32/libraries/N32WB452_Firmware_Library/n32wb452_std_periph_driver/src/
A Dn32wb452_dma.c142 DMA1->INTCLR |= DMA1_CH1_INT_MASK; in DMA_DeInit()
147 DMA1->INTCLR |= DMA1_CH2_INT_MASK; in DMA_DeInit()
152 DMA1->INTCLR |= DMA1_CH3_INT_MASK; in DMA_DeInit()
157 DMA1->INTCLR |= DMA1_CH4_INT_MASK; in DMA_DeInit()
162 DMA1->INTCLR |= DMA1_CH5_INT_MASK; in DMA_DeInit()
167 DMA1->INTCLR |= DMA1_CH6_INT_MASK; in DMA_DeInit()
172 DMA1->INTCLR |= DMA1_CH7_INT_MASK; in DMA_DeInit()
177 DMA1->INTCLR |= DMA1_CH8_INT_MASK; in DMA_DeInit()
182 DMA2->INTCLR |= DMA2_CH1_INT_MASK; in DMA_DeInit()
586 DMAy->INTCLR = DMAyFlag; in DMA_ClearFlag()
[all …]
A Dn32wb452_sdio.c180 SDIO->INTCLR = 0x00C007FF; in SDIO_DeInit()
702 SDIO->INTCLR = SDIO_FLAG; in SDIO_ClrFlag()
776 SDIO->INTCLR = SDIO_IT; in SDIO_ClrIntPendingBit()
/bsp/n32/libraries/N32G45x_Firmware_Library/n32g45x_std_periph_driver/src/
A Dn32g45x_dma.c142 DMA1->INTCLR |= DMA1_CH1_INT_MASK; in DMA_DeInit()
147 DMA1->INTCLR |= DMA1_CH2_INT_MASK; in DMA_DeInit()
152 DMA1->INTCLR |= DMA1_CH3_INT_MASK; in DMA_DeInit()
157 DMA1->INTCLR |= DMA1_CH4_INT_MASK; in DMA_DeInit()
162 DMA1->INTCLR |= DMA1_CH5_INT_MASK; in DMA_DeInit()
167 DMA1->INTCLR |= DMA1_CH6_INT_MASK; in DMA_DeInit()
172 DMA1->INTCLR |= DMA1_CH7_INT_MASK; in DMA_DeInit()
177 DMA1->INTCLR |= DMA1_CH8_INT_MASK; in DMA_DeInit()
182 DMA2->INTCLR |= DMA2_CH1_INT_MASK; in DMA_DeInit()
586 DMAy->INTCLR = DMAyFlag; in DMA_ClearFlag()
[all …]
A Dn32g45x_sdio.c180 SDIO->INTCLR = 0x00C007FF; in SDIO_DeInit()
702 SDIO->INTCLR = SDIO_FLAG; in SDIO_ClrFlag()
776 SDIO->INTCLR = SDIO_IT; in SDIO_ClrIntPendingBit()
/bsp/n32g452xx/Libraries/N32_Std_Driver/n32g45x_std_periph_driver/src/
A Dn32g45x_dma.c142 DMA1->INTCLR |= DMA1_CH1_INT_MASK; in DMA_DeInit()
147 DMA1->INTCLR |= DMA1_CH2_INT_MASK; in DMA_DeInit()
152 DMA1->INTCLR |= DMA1_CH3_INT_MASK; in DMA_DeInit()
157 DMA1->INTCLR |= DMA1_CH4_INT_MASK; in DMA_DeInit()
162 DMA1->INTCLR |= DMA1_CH5_INT_MASK; in DMA_DeInit()
167 DMA1->INTCLR |= DMA1_CH6_INT_MASK; in DMA_DeInit()
172 DMA1->INTCLR |= DMA1_CH7_INT_MASK; in DMA_DeInit()
177 DMA1->INTCLR |= DMA1_CH8_INT_MASK; in DMA_DeInit()
182 DMA2->INTCLR |= DMA2_CH1_INT_MASK; in DMA_DeInit()
586 DMAy->INTCLR = DMAyFlag; in DMA_ClearFlag()
[all …]
A Dn32g45x_sdio.c180 SDIO->INTCLR = 0x00C007FF; in SDIO_DeInit()
702 SDIO->INTCLR = SDIO_FLAG; in SDIO_ClrFlag()
776 SDIO->INTCLR = SDIO_IT; in SDIO_ClrIntPendingBit()
/bsp/n32/libraries/N32L43x_Firmware_Library/n32l43x_std_periph_driver/src/
A Dn32l43x_dma.c133 DMA->INTCLR |= DMA_CH1_INT_MASK; in DMA_DeInit()
138 DMA->INTCLR |= DMA_CH2_INT_MASK; in DMA_DeInit()
143 DMA->INTCLR |= DMA_CH3_INT_MASK; in DMA_DeInit()
148 DMA->INTCLR |= DMA_CH4_INT_MASK; in DMA_DeInit()
153 DMA->INTCLR |= DMA_CH5_INT_MASK; in DMA_DeInit()
158 DMA->INTCLR |= DMA_CH6_INT_MASK; in DMA_DeInit()
163 DMA->INTCLR |= DMA_CH7_INT_MASK; in DMA_DeInit()
168 DMA->INTCLR |= DMA_CH8_INT_MASK; in DMA_DeInit()
463 DMAy->INTCLR = DMAFlag; in DMA_ClearFlag()
581 DMAy->INTCLR = DMA_IT; in DMA_ClrIntPendingBit()
A Dn32l43x_lptim.c856 SET_BIT(LPTIMx->INTCLR, LPTIM_INTCLR_CMPMCF); in LPTIM_ClearFLAG_CMPM()
878 SET_BIT(LPTIMx->INTCLR, LPTIM_INTCLR_ARRMCF); in LPTIM_ClearFLAG_ARRM()
900 SET_BIT(LPTIMx->INTCLR, LPTIM_INTCLR_EXTRIGCF); in LPTIM_ClearFlag_EXTTRIG()
922 SET_BIT(LPTIMx->INTCLR, LPTIM_INTCLR_CMPUPDCF); in LPTIM_ClearFlag_CMPOK()
944 SET_BIT(LPTIMx->INTCLR, LPTIM_INTCLR_ARRUPDCF); in LPTIM_ClearFlag_ARROK()
966 SET_BIT(LPTIMx->INTCLR, LPTIM_INTCLR_UPCF); in LPTIM_ClearFlag_UP()
988 SET_BIT(LPTIMx->INTCLR, LPTIM_INTCLR_DOWNCF); in LPTIM_ClearFlag_DOWN()
/bsp/n32/libraries/N32L40x_Firmware_Library/n32l40x_std_periph_driver/src/
A Dn32l40x_dma.c133 DMA->INTCLR |= DMA_CH1_INT_MASK; in DMA_DeInit()
138 DMA->INTCLR |= DMA_CH2_INT_MASK; in DMA_DeInit()
143 DMA->INTCLR |= DMA_CH3_INT_MASK; in DMA_DeInit()
148 DMA->INTCLR |= DMA_CH4_INT_MASK; in DMA_DeInit()
153 DMA->INTCLR |= DMA_CH5_INT_MASK; in DMA_DeInit()
158 DMA->INTCLR |= DMA_CH6_INT_MASK; in DMA_DeInit()
163 DMA->INTCLR |= DMA_CH7_INT_MASK; in DMA_DeInit()
168 DMA->INTCLR |= DMA_CH8_INT_MASK; in DMA_DeInit()
463 DMAy->INTCLR = DMAFlag; in DMA_ClearFlag()
581 DMAy->INTCLR = DMA_IT; in DMA_ClrIntPendingBit()
A Dn32l40x_lptim.c856 SET_BIT(LPTIMx->INTCLR, LPTIM_INTCLR_CMPMCF); in LPTIM_ClearFLAG_CMPM()
878 SET_BIT(LPTIMx->INTCLR, LPTIM_INTCLR_ARRMCF); in LPTIM_ClearFLAG_ARRM()
900 SET_BIT(LPTIMx->INTCLR, LPTIM_INTCLR_EXTRIGCF); in LPTIM_ClearFlag_EXTTRIG()
922 SET_BIT(LPTIMx->INTCLR, LPTIM_INTCLR_CMPUPDCF); in LPTIM_ClearFlag_CMPOK()
944 SET_BIT(LPTIMx->INTCLR, LPTIM_INTCLR_ARRUPDCF); in LPTIM_ClearFlag_ARROK()
966 SET_BIT(LPTIMx->INTCLR, LPTIM_INTCLR_UPCF); in LPTIM_ClearFlag_UP()
988 SET_BIT(LPTIMx->INTCLR, LPTIM_INTCLR_DOWNCF); in LPTIM_ClearFlag_DOWN()
/bsp/n32/libraries/N32G43x_Firmware_Library/n32g43x_std_periph_driver/src/
A Dn32g43x_dma.c133 DMA->INTCLR |= DMA_CH1_INT_MASK; in DMA_DeInit()
138 DMA->INTCLR |= DMA_CH2_INT_MASK; in DMA_DeInit()
143 DMA->INTCLR |= DMA_CH3_INT_MASK; in DMA_DeInit()
148 DMA->INTCLR |= DMA_CH4_INT_MASK; in DMA_DeInit()
153 DMA->INTCLR |= DMA_CH5_INT_MASK; in DMA_DeInit()
158 DMA->INTCLR |= DMA_CH6_INT_MASK; in DMA_DeInit()
163 DMA->INTCLR |= DMA_CH7_INT_MASK; in DMA_DeInit()
168 DMA->INTCLR |= DMA_CH8_INT_MASK; in DMA_DeInit()
463 DMAy->INTCLR = DMAFlag; in DMA_ClearFlag()
581 DMAy->INTCLR = DMA_IT; in DMA_ClrIntPendingBit()
A Dn32g43x_lptim.c856 SET_BIT(LPTIMx->INTCLR, LPTIM_INTCLR_CMPMCF); in LPTIM_ClearFLAG_CMPM()
878 SET_BIT(LPTIMx->INTCLR, LPTIM_INTCLR_ARRMCF); in LPTIM_ClearFLAG_ARRM()
900 SET_BIT(LPTIMx->INTCLR, LPTIM_INTCLR_EXTRIGCF); in LPTIM_ClearFlag_EXTTRIG()
922 SET_BIT(LPTIMx->INTCLR, LPTIM_INTCLR_CMPUPDCF); in LPTIM_ClearFlag_CMPOK()
944 SET_BIT(LPTIMx->INTCLR, LPTIM_INTCLR_ARRUPDCF); in LPTIM_ClearFlag_ARROK()
966 SET_BIT(LPTIMx->INTCLR, LPTIM_INTCLR_UPCF); in LPTIM_ClearFlag_UP()
988 SET_BIT(LPTIMx->INTCLR, LPTIM_INTCLR_DOWNCF); in LPTIM_ClearFlag_DOWN()
/bsp/essemi/es32f0654/libraries/ES32F065x_ALD_StdPeriph_Driver/Source/
A Dald_wdt.c117 WRITE_REG(WWDT->INTCLR, 1); in ald_wwdt_clear_flag_status()
128 WRITE_REG(WWDT->INTCLR, 0x1); in ald_wwdt_feed_dog()
201 WRITE_REG(IWDT->INTCLR, 1); in ald_iwdt_clear_flag_status()
212 WRITE_REG(IWDT->INTCLR, 1); in ald_iwdt_feed_dog()
/bsp/essemi/es32vf2264/libraries/ALD/ES32VF2264/Source/
A Dald_wdt.c115 WRITE_REG(WWDT->INTCLR, 0x55AA); in ald_wwdt_clear_flag_status()
128 WRITE_REG(WWDT->INTCLR, 0xFFFFFFFF); in ald_wwdt_feed_dog()
202 WRITE_REG(IWDT->INTCLR, 0x55AA); in ald_iwdt_clear_flag_status()
214 WRITE_REG(IWDT->INTCLR, 0xFFFFFFFF); in ald_iwdt_feed_dog()
/bsp/essemi/es32f369x/libraries/ES32F36xx_ALD_StdPeriph_Driver/Source/
A Dald_wdt.c117 WRITE_REG(WWDT->INTCLR, 1); in ald_wwdt_clear_flag_status()
130 WRITE_REG(WWDT->INTCLR, 0x1); in ald_wwdt_feed_dog()
206 WRITE_REG(IWDT->INTCLR, 1); in ald_iwdt_clear_flag_status()
220 WRITE_REG(IWDT->INTCLR, 1); in ald_iwdt_feed_dog()
/bsp/apm32/libraries/APM32F0xx_Library/APM32F0xx_StdPeriphDriver/src/
A Dapm32f0xx_crs.c365 CRS->INTCLR |= (uint32_t)flag; in CRS_ClearStatusFlag()
414 CRS->INTCLR |= CRS_INT_ERR; in CRS_ClearIntFlag()
418 CRS->INTCLR |= intFlag; in CRS_ClearIntFlag()
/bsp/synwit/libraries/SWM320_CSL/SWM320_StdPeriph_Driver/
A DSWM320_exti.c65 GPIOx->INTCLR = (1 << n); //清除掉因为模式配置可能产生的中断 in EXTI_Init()
130 GPIOx->INTCLR = (0x01 << n); in EXTI_Clear()
/bsp/synwit/libraries/SWM341_CSL/SWM341_StdPeriph_Driver/
A DSWM341_exti.c64 GPIOx->INTCLR = (1 << n); //清除掉因为模式配置可能产生的中断 in EXTI_Init()
129 GPIOx->INTCLR = (0x01 << n); in EXTI_Clear()
/bsp/apm32/libraries/APM32F4xx_Library/APM32F4xx_StdPeriphDriver/src/
A Dapm32f4xx_dci.c53 DCI->INTCLR = 0x1F; in DCI_Rest()
328 DCI->INTCLR = (uint16_t)flag; in DCI_ClearStatusFlag()
364 DCI->INTCLR = (uint16_t)flag; in DCI_ClearIntFlag()
/bsp/apollo2/libraries/drivers/hal/
A Dam_hal_iom.c1624 AM_REGn(IOMSTR, ui32Module, INTCLR) = AM_HAL_IOM_INT_ALL; in am_hal_iom_spi_read()
1849 AM_REGn(IOMSTR, ui32Module, INTCLR) = AM_HAL_IOM_INT_ALL; in am_hal_iom_spi_write_nq()
1957 AM_REGn(IOMSTR, ui32Module, INTCLR) = AM_HAL_IOM_INT_ALL; in am_hal_iom_spi_write_nq()
2035 AM_REGn(IOMSTR, ui32Module, INTCLR) = AM_HAL_IOM_INT_ALL; in am_hal_iom_spi_read_nq()
2078 AM_BFWn(IOMSTR, ui32Module, INTCLR, CMDCMP, 1); in am_hal_iom_spi_read_nq()
2141 AM_REGn(IOMSTR, ui32Module, INTCLR) = AM_HAL_IOM_INT_ALL; in am_hal_iom_spi_read_nq()
2237 AM_REGn(IOMSTR, ui32Module, INTCLR) = AM_HAL_IOM_INT_ALL; in am_hal_iom_spi_fullduplex_nq()
2340 AM_REGn(IOMSTR, ui32Module, INTCLR) = AM_HAL_IOM_INT_ALL; in am_hal_iom_spi_fullduplex_nq()
2436 AM_REGn(IOMSTR, ui32Module, INTCLR) = AM_HAL_IOM_INT_ALL; in am_hal_iom_spi_write_nb()
4232 AM_BFWn(IOMSTR, ui32Module, INTCLR, THR, 1); in am_hal_iom_int_service()
[all …]
/bsp/essemi/es32vf2264/libraries/RV_CORE/Device/EastSoft/ES32VF2264/Include/ES32VF2264/
A Dreg_iwdt.h82 __O uint32_t INTCLR; member
A Dreg_wwdt.h86 __O uint32_t INTCLR; member
/bsp/rm48x50/HALCoGen/include/
A Dreg_dmm.h43 uint32 INTCLR; /**< 0x0008: DMM Interrupt Clear Register */ member

Completed in 59 milliseconds

123