Home
last modified time | relevance | path

Searched refs:LPC_O_CTL (Results 1 – 6 of 6) sorted by relevance

/bsp/lm4f232/Libraries/driverlib/
A Dlpc.c101 ulTemp = HWREG(ulBase + LPC_O_CTL); in LPCConfigSet()
104 HWREG(ulBase + LPC_O_CTL) = ulTemp; in LPCConfigSet()
133 return((HWREG(ulBase + LPC_O_CTL) & LPC_CTL_WAKE)); in LPCConfigGet()
274 while(HWREG(ulBase + LPC_O_CTL) & LPC_CTL_SCI) in LPCSCIAssert()
281 HWREG(ulBase + LPC_O_CTL) &= ~LPC_CTL_SCICNT_M; in LPCSCIAssert()
282 HWREG(ulBase + LPC_O_CTL) |= (ulCount << 10); in LPCSCIAssert()
287 HWREG(ulBase + LPC_O_CTL) |= LPC_CTL_SCI; in LPCSCIAssert()
727 HWREG(ulBase + LPC_O_CTL) |= (1 << ulChannel); in LPCChannelEnable()
757 HWREG(ulBase + LPC_O_CTL) &= ~(1 << ulChannel); in LPCChannelDisable()
/bsp/lm3s8962/Libraries/driverlib/
A Dlpc.c101 ulTemp = HWREG(ulBase + LPC_O_CTL); in LPCConfigSet()
104 HWREG(ulBase + LPC_O_CTL) = ulTemp; in LPCConfigSet()
133 return((HWREG(ulBase + LPC_O_CTL) & LPC_CTL_WAKE)); in LPCConfigGet()
274 while(HWREG(ulBase + LPC_O_CTL) & LPC_CTL_SCI) in LPCSCIAssert()
281 HWREG(ulBase + LPC_O_CTL) &= ~LPC_CTL_SCICNT_M; in LPCSCIAssert()
282 HWREG(ulBase + LPC_O_CTL) |= (ulCount << 10); in LPCSCIAssert()
287 HWREG(ulBase + LPC_O_CTL) |= LPC_CTL_SCI; in LPCSCIAssert()
727 HWREG(ulBase + LPC_O_CTL) |= (1 << ulChannel); in LPCChannelEnable()
757 HWREG(ulBase + LPC_O_CTL) &= ~(1 << ulChannel); in LPCChannelDisable()
/bsp/lm3s9b9x/Libraries/driverlib/
A Dlpc.c101 ulTemp = HWREG(ulBase + LPC_O_CTL); in LPCConfigSet()
104 HWREG(ulBase + LPC_O_CTL) = ulTemp; in LPCConfigSet()
133 return((HWREG(ulBase + LPC_O_CTL) & LPC_CTL_WAKE)); in LPCConfigGet()
274 while(HWREG(ulBase + LPC_O_CTL) & LPC_CTL_SCI) in LPCSCIAssert()
281 HWREG(ulBase + LPC_O_CTL) &= ~LPC_CTL_SCICNT_M; in LPCSCIAssert()
282 HWREG(ulBase + LPC_O_CTL) |= (ulCount << 10); in LPCSCIAssert()
287 HWREG(ulBase + LPC_O_CTL) |= LPC_CTL_SCI; in LPCSCIAssert()
727 HWREG(ulBase + LPC_O_CTL) |= (1 << ulChannel); in LPCChannelEnable()
757 HWREG(ulBase + LPC_O_CTL) &= ~(1 << ulChannel); in LPCChannelDisable()
/bsp/lm3s9b9x/Libraries/inc/
A Dhw_lpc.h33 #define LPC_O_CTL 0x00000000 // LPC Control macro
/bsp/lm4f232/Libraries/inc/
A Dhw_lpc.h33 #define LPC_O_CTL 0x00000000 // LPC Control macro
/bsp/lm3s8962/Libraries/inc/
A Dhw_lpc.h33 #define LPC_O_CTL 0x00000000 // LPC Control macro

Completed in 47 milliseconds