| /bsp/airm2m/air105/libraries/HAL_Driver/Src/ |
| A D | core_gpio.c | 222 void __FUNC_IN_RAM__ GPIO_Output(uint32_t Pin, uint8_t Level) in GPIO_Output() argument
228 if (Level) in GPIO_Output()
239 prvGPIO_Resource[Port].RegBase->BSRR |= Level?Pin:(Pin << 16); in GPIO_Output()
252 void __FUNC_IN_RAM__ GPIO_OutputMulti(uint32_t Port, uint32_t Pins, uint32_t Level) in GPIO_OutputMulti() argument
254 prvGPIO_Resource[Port].RegBase->BSRR |= Level?Pins:(Pins << 16); in GPIO_OutputMulti()
|
| A D | core_hwtimer.c | 135 …PIO_Output(HWTimer->Cmd[HWTimer->CurCount].Arg1, HWTimer->Cmd[HWTimer->CurCount].uArg.IOArg.Level); in prvHWTimer_StartOperationQueue()
139 …HWTimer->Cmd[HWTimer->CurCount].uArg.IOArg.Level = GPIO_Input(HWTimer->Cmd[HWTimer->CurCount].Arg1… in prvHWTimer_StartOperationQueue()
140 …HWTimer->InDataBuf.Data, HWTimer->InDataBuf.Pos, HWTimer->Cmd[HWTimer->CurCount].uArg.IOArg.Level); in prvHWTimer_StartOperationQueue()
159 …HWTimer->Cmd[HWTimer->CurCount].uArg.IOArg.Level = GPIO_Input(HWTimer->Cmd[HWTimer->CurCount].Arg1… in prvHWTimer_StartOperationQueue()
173 …_Config(HWTimer->Cmd[HWTimer->CurCount].Arg1, 0, HWTimer->Cmd[HWTimer->CurCount].uArg.IOArg.Level); in prvHWTimer_StartOperationQueue()
|
| A D | core_adc.c | 99 void ADC_SetSpeed(uint8_t Level)
101 prvADC.Ctrl = Level << 3;
|
| /bsp/airm2m/air105/libraries/HAL_Driver/Inc/ |
| A D | core_gpio.h | 76 void GPIO_Output(uint32_t Pin, uint8_t Level);
93 void GPIO_OutputMulti(uint32_t Port, uint32_t Pins, uint32_t Level);
|
| A D | bsp_common.h | 168 uint8_t Level; //IO输入输出电平，捕获模式下中断时IO电平 member
|
| /bsp/ht32/libraries/HT32_STD_1xxxx_FWLib/library/HT32F1xxxx_Driver/src/ |
| A D | ht32f1xxxx_pwrcu.c | 422 void PWRCU_SetLVDS(PWRCU_LVDS_Enum Level) in PWRCU_SetLVDS() argument
425 Assert_Param(IS_PWRCU_LVDS(Level)); in PWRCU_SetLVDS()
427 HT_PWRCU->LVDCSR = (HT_PWRCU->LVDCSR & LVDS_MASK) | Level; in PWRCU_SetLVDS()
|
| /bsp/Vango/v85xx/Libraries/VangoV85xx_standard_peripheral/Source/ |
| A D | lib_pwm.c | 449 void PWM_SetOutLevel(PWM_TypeDef *PWMx, uint32_t Channel, uint32_t Level) in PWM_SetOutLevel() argument
457 assert_parameters(IS_PWM_OUTLVL(Level)); in PWM_SetOutLevel()
462 tmp |= Level; in PWM_SetOutLevel()
|
| /bsp/Vango/v85xxp/Libraries/VangoV85xxP_standard_peripheral/Source/ |
| A D | lib_pwm.c | 434 void PWM_SetOutLevel(PWM_Type *PWMx, uint32_t Channel, uint32_t Level) in PWM_SetOutLevel() argument
441 assert_parameters(IS_PWM_OUTLVL(Level)); in PWM_SetOutLevel()
445 tmp |= Level; in PWM_SetOutLevel()
|
| /bsp/ht32/libraries/HT32_STD_5xxxx_FWLib/library/HT32F5xxxx_Driver/src/ |
| A D | ht32f5xxxx_pwrcu.c | 478 void PWRCU_SetLVDS(PWRCU_LVDS_Enum Level) in PWRCU_SetLVDS() argument
481 Assert_Param(IS_PWRCU_LVDS(Level)); in PWRCU_SetLVDS()
483 HT_PWRCU->LVDCSR = (HT_PWRCU->LVDCSR & LVDS_MASK) | Level; in PWRCU_SetLVDS()
|
| /bsp/ht32/libraries/HT32_STD_1xxxx_FWLib/library/HT32F1xxxx_Driver/inc/ |
| A D | ht32f1xxxx_pwrcu.h | 250 void PWRCU_SetLVDS(PWRCU_LVDS_Enum Level);
|
| /bsp/allwinner/libraries/sunxi-hal/hal/source/usb/hid/Include/ |
| A D | HidSpec.h | 312 unsigned int Level; /* the level of collection items */ member
|
| /bsp/Vango/v85xx/Libraries/VangoV85xx_standard_peripheral/Include/ |
| A D | lib_pwm.h | 170 void PWM_SetOutLevel(PWM_TypeDef *PWMx, uint32_t Channel, uint32_t Level);
|
| /bsp/ht32/libraries/HT32_STD_5xxxx_FWLib/library/HT32F5xxxx_Driver/inc/ |
| A D | ht32f5xxxx_pwrcu.h | 359 void PWRCU_SetLVDS(PWRCU_LVDS_Enum Level);
|
| /bsp/Vango/v85xxp/Libraries/VangoV85xxP_standard_peripheral/Include/ |
| A D | lib_pwm.h | 247 void PWM_SetOutLevel(PWM_Type *PWMx, uint32_t Channel, uint32_t Level);
|
| /bsp/allwinner/libraries/sunxi-hal/hal/source/usb/hid/Class/ |
| A D | HidProtocol.c | 655 collection->Level = parser->collection_stack_ptr - 1; in open_collection()
|
| /bsp/microchip/saml10/bsp/ |
| A D | atmel_start_config.atstart | 327 performance_level: Performance Level 0 (PL0)
|
| /bsp/renesas/rzn2l_etherkit/ |
| A D | rzn_cfg.txt | 1148 Extra: Receive FIFO Trigger Level: Max
|
| /bsp/renesas/rzn2l_rsk/ |
| A D | rzn_cfg.txt | 1148 Extra: Receive FIFO Trigger Level: Max
|
| /bsp/bouffalo_lab/libraries/bl_mcu_sdk/drivers/lhal/ |
| A D | Doxyfile | 85 # CREATE_SUBDIRS tag is set to YES. Level 0 represents 16 directories, and every
|