Home
last modified time | relevance | path

Searched refs:MASTER (Results 1 – 6 of 6) sorted by relevance

/bsp/microchip/samc21/bsp/hri/
A Dhri_mtb_c21.h385 ((Mtb *)hw)->MASTER.reg |= mask; in hri_mtb_set_MASTER_reg()
392 tmp = ((Mtb *)hw)->MASTER.reg; in hri_mtb_get_MASTER_reg()
400 ((Mtb *)hw)->MASTER.reg = data; in hri_mtb_write_MASTER_reg()
407 ((Mtb *)hw)->MASTER.reg &= ~mask; in hri_mtb_clear_MASTER_reg()
414 ((Mtb *)hw)->MASTER.reg ^= mask; in hri_mtb_toggle_MASTER_reg()
420 return ((Mtb *)hw)->MASTER.reg; in hri_mtb_read_MASTER_reg()
/bsp/samd21/sam_d2x_asflib/sam0/utils/cmsis/samd21/include/component/
A Dmtb.h363 __IO MTB_MASTER_Type MASTER; /**< \brief Offset: 0x004 (R/W 32) MTB Master */ member
/bsp/microchip/samc21/bsp/samc21/include/component/
A Dmtb.h349 __IO MTB_MASTER_Type MASTER; /**< \brief Offset: 0x004 (R/W 32) MTB Master */ member
/bsp/maxim/libraries/MAX32660PeriphDriver/Source/
A Di2c.c52 #define MASTER 1 macro
/bsp/rv32m1_vega/rv32m1_sdk_riscv/devices/RV32M1/
A DRV32M1_zero_riscy.h13575 …__I uint32_t MASTER; /**< Processor 0 Master Register..Processor 1 Mas… member
14199 __IO uint32_t MASTER; /**< MTB Master Register, offset: 0x4 */ member
A DRV32M1_ri5cy.h13397 …__I uint32_t MASTER; /**< Processor 0 Master Register..Processor 1 Mas… member

Completed in 1013 milliseconds