Home
last modified time | relevance | path

Searched refs:MCLK_APBBMASK_NVMCTRL (Results 1 – 11 of 11) sorted by relevance

/bsp/microchip/saml10/bsp/hri/
A Dhri_mclk_l10.h1368 ((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_NVMCTRL; in hri_mclk_set_APBBMASK_NVMCTRL_bit()
1376 tmp = (tmp & MCLK_APBBMASK_NVMCTRL) >> MCLK_APBBMASK_NVMCTRL_Pos; in hri_mclk_get_APBBMASK_NVMCTRL_bit()
1385 tmp &= ~MCLK_APBBMASK_NVMCTRL; in hri_mclk_write_APBBMASK_NVMCTRL_bit()
1394 ((Mclk *)hw)->APBBMASK.reg &= ~MCLK_APBBMASK_NVMCTRL; in hri_mclk_clear_APBBMASK_NVMCTRL_bit()
1401 ((Mclk *)hw)->APBBMASK.reg ^= MCLK_APBBMASK_NVMCTRL; in hri_mclk_toggle_APBBMASK_NVMCTRL_bit()
/bsp/microchip/samc21/bsp/samc21/include/component/
A Dmclk.h261 #define MCLK_APBBMASK_NVMCTRL (_U_(0x1) << MCLK_APBBMASK_NVMCTRL_Pos) macro
/bsp/microchip/saml10/bsp/include/component/
A Dmclk.h317 #define MCLK_APBBMASK_NVMCTRL MCLK_APBBMASK_NVMCTRL_Msk /**< \de… macro
/bsp/microchip/samc21/bsp/hri/
A Dhri_mclk_c21.h1446 ((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_NVMCTRL; in hri_mclk_set_APBBMASK_NVMCTRL_bit()
1454 tmp = (tmp & MCLK_APBBMASK_NVMCTRL) >> MCLK_APBBMASK_NVMCTRL_Pos; in hri_mclk_get_APBBMASK_NVMCTRL_bit()
1463 tmp &= ~MCLK_APBBMASK_NVMCTRL; in hri_mclk_write_APBBMASK_NVMCTRL_bit()
1472 ((Mclk *)hw)->APBBMASK.reg &= ~MCLK_APBBMASK_NVMCTRL; in hri_mclk_clear_APBBMASK_NVMCTRL_bit()
1479 ((Mclk *)hw)->APBBMASK.reg ^= MCLK_APBBMASK_NVMCTRL; in hri_mclk_toggle_APBBMASK_NVMCTRL_bit()
/bsp/microchip/same54/bsp/include/component/
A Dmclk.h335 #define MCLK_APBBMASK_NVMCTRL (_U_(0x1) << MCLK_APBBMASK_NVMCTRL_Pos) macro
/bsp/microchip/samd51-seeed-wio-terminal/bsp/samd51a/include/component/
A Dmclk.h328 #define MCLK_APBBMASK_NVMCTRL (_U_(0x1) << MCLK_APBBMASK_NVMCTRL_Pos) macro
/bsp/microchip/samd51-adafruit-metro-m4/bsp/samd51a/include/component/
A Dmclk.h328 #define MCLK_APBBMASK_NVMCTRL (_U_(0x1) << MCLK_APBBMASK_NVMCTRL_Pos) macro
/bsp/microchip/samd51-seeed-wio-terminal/bsp/hri/
A Dhri_mclk_d51.h1911 ((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_NVMCTRL; in hri_mclk_set_APBBMASK_NVMCTRL_bit()
1919 tmp = (tmp & MCLK_APBBMASK_NVMCTRL) >> MCLK_APBBMASK_NVMCTRL_Pos; in hri_mclk_get_APBBMASK_NVMCTRL_bit()
1928 tmp &= ~MCLK_APBBMASK_NVMCTRL; in hri_mclk_write_APBBMASK_NVMCTRL_bit()
1937 ((Mclk *)hw)->APBBMASK.reg &= ~MCLK_APBBMASK_NVMCTRL; in hri_mclk_clear_APBBMASK_NVMCTRL_bit()
1944 ((Mclk *)hw)->APBBMASK.reg ^= MCLK_APBBMASK_NVMCTRL; in hri_mclk_toggle_APBBMASK_NVMCTRL_bit()
/bsp/microchip/same54/bsp/hri/
A Dhri_mclk_e54.h2031 ((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_NVMCTRL; in hri_mclk_set_APBBMASK_NVMCTRL_bit()
2039 tmp = (tmp & MCLK_APBBMASK_NVMCTRL) >> MCLK_APBBMASK_NVMCTRL_Pos; in hri_mclk_get_APBBMASK_NVMCTRL_bit()
2048 tmp &= ~MCLK_APBBMASK_NVMCTRL; in hri_mclk_write_APBBMASK_NVMCTRL_bit()
2057 ((Mclk *)hw)->APBBMASK.reg &= ~MCLK_APBBMASK_NVMCTRL; in hri_mclk_clear_APBBMASK_NVMCTRL_bit()
2064 ((Mclk *)hw)->APBBMASK.reg ^= MCLK_APBBMASK_NVMCTRL; in hri_mclk_toggle_APBBMASK_NVMCTRL_bit()
/bsp/microchip/samd51-adafruit-metro-m4/bsp/hri/
A Dhri_mclk_d51.h1911 ((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_NVMCTRL; in hri_mclk_set_APBBMASK_NVMCTRL_bit()
1919 tmp = (tmp & MCLK_APBBMASK_NVMCTRL) >> MCLK_APBBMASK_NVMCTRL_Pos; in hri_mclk_get_APBBMASK_NVMCTRL_bit()
1928 tmp &= ~MCLK_APBBMASK_NVMCTRL; in hri_mclk_write_APBBMASK_NVMCTRL_bit()
1937 ((Mclk *)hw)->APBBMASK.reg &= ~MCLK_APBBMASK_NVMCTRL; in hri_mclk_clear_APBBMASK_NVMCTRL_bit()
1944 ((Mclk *)hw)->APBBMASK.reg ^= MCLK_APBBMASK_NVMCTRL; in hri_mclk_toggle_APBBMASK_NVMCTRL_bit()
/bsp/samd21/sam_d2x_asflib/sam0/drivers/nvm/
A Dnvm.c114 system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, MCLK_APBBMASK_NVMCTRL); in nvm_set_config()

Completed in 79 milliseconds