Home
last modified time | relevance | path

Searched refs:MCLK_APBCMASK_TC4 (Results 1 – 9 of 9) sorted by relevance

/bsp/microchip/samc21/bsp/samc21/include/component/
A Dmclk.h331 #define MCLK_APBCMASK_TC4 (_U_(0x1) << MCLK_APBCMASK_TC4_Pos) macro
/bsp/microchip/samc21/bsp/hri/
A Dhri_mclk_c21.h2127 ((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_TC4; in hri_mclk_set_APBCMASK_TC4_bit()
2135 tmp = (tmp & MCLK_APBCMASK_TC4) >> MCLK_APBCMASK_TC4_Pos; in hri_mclk_get_APBCMASK_TC4_bit()
2144 tmp &= ~MCLK_APBCMASK_TC4; in hri_mclk_write_APBCMASK_TC4_bit()
2153 ((Mclk *)hw)->APBCMASK.reg &= ~MCLK_APBCMASK_TC4; in hri_mclk_clear_APBCMASK_TC4_bit()
2160 ((Mclk *)hw)->APBCMASK.reg ^= MCLK_APBCMASK_TC4; in hri_mclk_toggle_APBCMASK_TC4_bit()
/bsp/microchip/same54/bsp/include/component/
A Dmclk.h392 #define MCLK_APBCMASK_TC4 (_U_(0x1) << MCLK_APBCMASK_TC4_Pos) macro
/bsp/microchip/samd51-seeed-wio-terminal/bsp/samd51a/include/component/
A Dmclk.h382 #define MCLK_APBCMASK_TC4 (_U_(0x1) << MCLK_APBCMASK_TC4_Pos) macro
/bsp/microchip/samd51-adafruit-metro-m4/bsp/samd51a/include/component/
A Dmclk.h382 #define MCLK_APBCMASK_TC4 (_U_(0x1) << MCLK_APBCMASK_TC4_Pos) macro
/bsp/samd21/sam_d2x_asflib/sam0/drivers/tc/tc_sam_l_c/
A Dtc.c128 SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_TC4}; in tc_init()
/bsp/microchip/samd51-seeed-wio-terminal/bsp/hri/
A Dhri_mclk_d51.h2472 ((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_TC4; in hri_mclk_set_APBCMASK_TC4_bit()
2480 tmp = (tmp & MCLK_APBCMASK_TC4) >> MCLK_APBCMASK_TC4_Pos; in hri_mclk_get_APBCMASK_TC4_bit()
2489 tmp &= ~MCLK_APBCMASK_TC4; in hri_mclk_write_APBCMASK_TC4_bit()
2498 ((Mclk *)hw)->APBCMASK.reg &= ~MCLK_APBCMASK_TC4; in hri_mclk_clear_APBCMASK_TC4_bit()
2505 ((Mclk *)hw)->APBCMASK.reg ^= MCLK_APBCMASK_TC4; in hri_mclk_toggle_APBCMASK_TC4_bit()
/bsp/microchip/same54/bsp/hri/
A Dhri_mclk_e54.h2632 ((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_TC4; in hri_mclk_set_APBCMASK_TC4_bit()
2640 tmp = (tmp & MCLK_APBCMASK_TC4) >> MCLK_APBCMASK_TC4_Pos; in hri_mclk_get_APBCMASK_TC4_bit()
2649 tmp &= ~MCLK_APBCMASK_TC4; in hri_mclk_write_APBCMASK_TC4_bit()
2658 ((Mclk *)hw)->APBCMASK.reg &= ~MCLK_APBCMASK_TC4; in hri_mclk_clear_APBCMASK_TC4_bit()
2665 ((Mclk *)hw)->APBCMASK.reg ^= MCLK_APBCMASK_TC4; in hri_mclk_toggle_APBCMASK_TC4_bit()
/bsp/microchip/samd51-adafruit-metro-m4/bsp/hri/
A Dhri_mclk_d51.h2472 ((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_TC4; in hri_mclk_set_APBCMASK_TC4_bit()
2480 tmp = (tmp & MCLK_APBCMASK_TC4) >> MCLK_APBCMASK_TC4_Pos; in hri_mclk_get_APBCMASK_TC4_bit()
2489 tmp &= ~MCLK_APBCMASK_TC4; in hri_mclk_write_APBCMASK_TC4_bit()
2498 ((Mclk *)hw)->APBCMASK.reg &= ~MCLK_APBCMASK_TC4; in hri_mclk_clear_APBCMASK_TC4_bit()
2505 ((Mclk *)hw)->APBCMASK.reg ^= MCLK_APBCMASK_TC4; in hri_mclk_toggle_APBCMASK_TC4_bit()

Completed in 47 milliseconds