Searched refs:MMC_SDIO1_PLL_REGISTER (Results 1 – 2 of 2) sorted by relevance
371 #define MMC_SDIO1_PLL_REGISTER (CLK_DIV_BASE + 0x7C) macro
794 mmio_write_32(MMC_SDIO1_PLL_REGISTER, MMC_MAX_CLOCK_DIV_VALUE); in rthw_sdhci_set_config()
Completed in 7 milliseconds