Home
last modified time | relevance | path

Searched refs:MPU_RASR_AP_Pos (Results 1 – 25 of 359) sorted by relevance

12345678910>>...15

/bsp/stm32/libraries/STM32L1xx_HAL/STM32L1xx_HAL_Driver/Inc/
A Dstm32l1xx_ll_cortex.h152 #define LL_MPU_REGION_NO_ACCESS (0x00U << MPU_RASR_AP_Pos) /*!< No access*/
153 #define LL_MPU_REGION_PRIV_RW (0x01U << MPU_RASR_AP_Pos) /*!< RW privileged (privilege…
154 #define LL_MPU_REGION_PRIV_RW_URO (0x02U << MPU_RASR_AP_Pos) /*!< RW privileged - RO user …
155 #define LL_MPU_REGION_FULL_ACCESS (0x03U << MPU_RASR_AP_Pos) /*!< RW privileged & user (Fu…
156 #define LL_MPU_REGION_PRIV_RO (0x05U << MPU_RASR_AP_Pos) /*!< RO privileged (privilege…
157 #define LL_MPU_REGION_PRIV_RO_URO (0x06U << MPU_RASR_AP_Pos) /*!< RO privileged & user (re…
/bsp/efm32/Libraries/emlib/src/
A Dem_mpu.c104 (init->accessPermission << MPU_RASR_AP_Pos) | in MPU_ConfigureRegion()
/bsp/synwit/libraries/SWM320_CSL/CMSIS/CoreSupport/
A Dcore_cm0plus.h560 #define MPU_RASR_AP_Pos 24 /*!< MPU … macro
561 #define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU …
/bsp/efm32/Libraries/CMSIS/Include/
A Dcore_cm0plus.h516 #define MPU_RASR_AP_Pos 24 /*!< MPU … macro
517 #define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU …
/bsp/ft32/libraries/FT32F0xx/CMSIS/FT32F0xx/Include/
A Dcore_cm0plus.h551 #define MPU_RASR_AP_Pos 24 /*!< MPU … macro
552 #define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU …
/bsp/fujitsu/mb9x/mb9bf618s/CMSIS/Include/
A Dcore_sc000.h550 #define MPU_RASR_AP_Pos 24 /*!< MPU … macro
551 #define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU …
A Dcore_cm0plus.h531 #define MPU_RASR_AP_Pos 24 /*!< MPU … macro
532 #define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU …
/bsp/CME_M7/CMSIS/CMSIS/Include/
A Dcore_sc000.h550 #define MPU_RASR_AP_Pos 24 /*!< MPU … macro
551 #define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU …
A Dcore_cm0plus.h531 #define MPU_RASR_AP_Pos 24 /*!< MPU … macro
532 #define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU …
/bsp/mm32l07x/Libraries/CMSIS/CORE/
A Dcore_cm0plus.h531 #define MPU_RASR_AP_Pos 24 /*!< MPU … macro
532 #define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU …
A Dcore_sc000.h550 #define MPU_RASR_AP_Pos 24 /*!< MPU … macro
551 #define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU …
/bsp/mm32l3xx/Libraries/CMSIS/IAR_CORE/
A Dcore_cm0plus.h560 #define MPU_RASR_AP_Pos 24 /*!< MPU … macro
561 #define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU …
/bsp/mm32l07x/Libraries/CMSIS/IAR_CORE/
A Dcore_cm0plus.h560 #define MPU_RASR_AP_Pos 24 /*!< MPU … macro
561 #define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU …
/bsp/mm32l3xx/Libraries/CMSIS/KEIL_CORE/
A Dcore_cm0plus.h531 #define MPU_RASR_AP_Pos 24 /*!< MPU … macro
532 #define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU …
A Dcore_sc000.h550 #define MPU_RASR_AP_Pos 24 /*!< MPU … macro
551 #define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU …
/bsp/hk32/libraries/HK32F0xx_StdPeriph_Driver/CMSIS/Core/
A Dcore_cm0plus.h531 #define MPU_RASR_AP_Pos 24 /*!< MPU … macro
532 #define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU …
A Dcore_sc000.h550 #define MPU_RASR_AP_Pos 24 /*!< MPU … macro
551 #define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU …
/bsp/nxp/lpc/lpc43xx/Libraries/CMSIS/Include/
A Dcore_cm0plus.h531 #define MPU_RASR_AP_Pos 24 /*!< MPU … macro
532 #define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU …
A Dcore_sc000.h550 #define MPU_RASR_AP_Pos 24 /*!< MPU … macro
551 #define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU …
/bsp/mm32f103x/Libraries/CMSIS/KEIL_CORE/
A Dcore_sc000.h537 #define MPU_RASR_AP_Pos 24 /*!< MPU … macro
538 #define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU …
A Dcore_cm0plus.h519 #define MPU_RASR_AP_Pos 24 /*!< MPU … macro
520 #define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU …
/bsp/mm32f103x/Libraries/CMSIS/IAR_CORE/
A Dcore_cm0plus.h548 #define MPU_RASR_AP_Pos 24 /*!< MPU … macro
549 #define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU …
/bsp/nv32f100x/lib/inc/
A Dcore_cm0plus.h560 #define MPU_RASR_AP_Pos 24 /*!< MPU … macro
561 #define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU …
/bsp/xplorer4330/Libraries/CMSIS/Include/
A Dcore_sc000.h550 #define MPU_RASR_AP_Pos 24 /*!< MPU … macro
551 #define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU …
A Dcore_cm0plus.h531 #define MPU_RASR_AP_Pos 24 /*!< MPU … macro
532 #define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU …

Completed in 67 milliseconds

12345678910>>...15