Home
last modified time | relevance | path

Searched refs:NVIC_BASE (Results 1 – 25 of 636) sorted by relevance

12345678910>>...26

/bsp/yichip/yc3121-pos/Libraries/core/
A Dmisc.c18 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ macro
52 #define NVIC ((NVIC_Type *)NVIC_BASE) /*!< NVIC configuration struct */
/bsp/lm4f232/Libraries/inc/
A Dhw_memmap.h126 #define NVIC_BASE 0xE000E000 // Nested Vectored Interrupt Ctrl macro
/bsp/lm3s8962/Libraries/inc/
A Dhw_memmap.h126 #define NVIC_BASE 0xE000E000 // Nested Vectored Interrupt Ctrl macro
/bsp/lm3s9b9x/Libraries/inc/
A Dhw_memmap.h126 #define NVIC_BASE 0xE000E000 // Nested Vectored Interrupt Ctrl macro
/bsp/tm4c123bsp/libraries/TivaWare_C_series/tm4c123_driverlib/driverlib/inc/
A Dhw_memmap.h148 #define NVIC_BASE 0xE000E000 // Nested Vectored Interrupt Ctrl macro
/bsp/tm4c129x/libraries/inc/
A Dhw_memmap.h148 #define NVIC_BASE 0xE000E000 // Nested Vectored Interrupt Ctrl macro
/bsp/fujitsu/mb9x/mb9bf568r/CMSIS/Include/
A Dcore_cm0.h456 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address … macro
461 #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struc…
/bsp/efm32/Libraries/CMSIS/Include/
A Dcore_cm0.h456 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address … macro
461 #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struc…
/bsp/CME_M7/CMSIS/CMSIS/Include/
A Dcore_cm0.h471 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address … macro
476 #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struc…
/bsp/fujitsu/mb9x/mb9bf618s/CMSIS/Include/
A Dcore_cm0.h471 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address … macro
476 #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struc…
/bsp/mm32l07x/Libraries/CMSIS/CORE/
A Dcore_cm0.h456 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address … macro
461 #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struc…
/bsp/mm32l3xx/Libraries/CMSIS/KEIL_CORE/
A Dcore_cm0.h456 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address … macro
461 #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struc…
/bsp/hk32/libraries/HK32F0xx_StdPeriph_Driver/CMSIS/Core/
A Dcore_cm0.h471 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address … macro
476 #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struc…
/bsp/nxp/lpc/lpc43xx/Libraries/CMSIS/Include/
A Dcore_cm0.h471 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address … macro
476 #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struc…
/bsp/mm32f103x/Libraries/CMSIS/KEIL_CORE/
A Dcore_cm0.h445 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address … macro
450 #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struc…
/bsp/xplorer4330/Libraries/CMSIS/Include/
A Dcore_cm0.h471 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address … macro
476 #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struc…
/bsp/essemi/es32f0654/libraries/CMSIS/Include/
A Dcore_cm0.h457 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address … macro
462 #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struc…
/bsp/synwit/libraries/SWM320_CSL/CMSIS/CoreSupport/
A Dcore_cm0.h500 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address … macro
505 #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struc…
A Dcore_cm0plus.h607 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address … macro
612 #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struc…
/bsp/ft32/libraries/FT32F0xx/CMSIS/FT32F0xx/Include/
A Dcore_cm0.h491 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address … macro
496 #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struc…
/bsp/samd21/sam_d2x_asflib/CMSIS/Include/
A Dcore_cm0.h500 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address … macro
505 #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struc…
/bsp/mm32l07x/Libraries/CMSIS/IAR_CORE/
A Dcore_cm0.h500 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address … macro
505 #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struc…
/bsp/mm32l3xx/Libraries/CMSIS/IAR_CORE/
A Dcore_cm0.h500 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address … macro
505 #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struc…
/bsp/mm32f103x/Libraries/CMSIS/IAR_CORE/
A Dcore_cm0.h489 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address … macro
494 #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struc…
/bsp/wch/arm/ch579m/libraries/CMSIS/Include/
A Dcore_cm0.h500 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address … macro
505 #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struc…

Completed in 65 milliseconds

12345678910>>...26