Home
last modified time | relevance | path

Searched refs:P0_3 (Results 1 – 11 of 11) sorted by relevance

/bsp/nxp/lpc/lpc408x/drivers/
A Ddrv_uart.c199 LPC_IOCON->P0_3 &= ~0x07; in rt_hw_uart_init()
200 LPC_IOCON->P0_3 |= 0x01; in rt_hw_uart_init()
/bsp/Infineon/psoc6-pioneerkit_modus/libs/TARGET_CY8CKIT-062-BLE/
A Dcybsp_types.h97 #define CYBSP_LED_RGB_RED (P0_3)
/bsp/Infineon/libraries/HAL_Drivers/
A Duart_config.h135 .tx_pin = P0_3, \
/bsp/Infineon/libraries/templates/XMC7200D/libs/TARGET_APP_KIT_XMC72_EVK/config/GeneratedSource/
A Dcycfg_pins.h50 #define CYBSP_CAN_RX (P0_3)
/bsp/Infineon/xmc7200-kit_xmc7200_evk/libs/TARGET_APP_KIT_XMC72_EVK/config/GeneratedSource/
A Dcycfg_pins.h50 #define CYBSP_CAN_RX (P0_3)
/bsp/Infineon/xmc7100d-f144k4160aa/libs/TARGET_APP_KIT_XMC71_EVK_LITE_V2/config/GeneratedSource/
A Dcycfg_pins.h58 #define CYBSP_I2C_SDA (P0_3)
/bsp/Infineon/psoc6-cy8cproto-062S3-4343W/libs/TARGET_CY8CPROTO-062S3-4343W/config/GeneratedSource/
A Dcycfg_pins.h81 #define CYBSP_BT_DEVICE_WAKE (P0_3)
/bsp/Infineon/psoc6-cy8ckit-062s4/libs/TARGET_CY8CKIT-062S4/config/GeneratedSource/
A Dcycfg_pins.h81 #define CYBSP_D1 (P0_3)
/bsp/Infineon/psoc6-cy8ckit-062-BLE/libs/TARGET_CY8CKIT-062-BLE/config/GeneratedSource/
A Dcycfg_pins.h81 #define CYBSP_LED_RGB_RED (P0_3)
/bsp/Infineon/psoc6-cy8ckit-062-WIFI-BT/libs/TARGET_CY8CKIT-062-WIFI-BT/config/GeneratedSource/
A Dcycfg_pins.h81 #define CYBSP_LED_RGB_RED (P0_3)
/bsp/m16c62p/drivers/
A Diom16c62p.h1592 unsigned char P0_3:1; /* Port P03 register */ member

Completed in 52 milliseconds