Home
last modified time | relevance | path

Searched refs:P10_2 (Results 1 – 13 of 13) sorted by relevance

/bsp/Infineon/libraries/HAL_Drivers/config/cy8c62/
A Dadc_config.h46 const cyhal_gpio_t adc_gpio[6] = {P10_0, P10_1, P10_2, P10_3, P10_4, P10_5};
/bsp/Infineon/psoc6-pioneerkit_modus/libs/TARGET_CY8CKIT-062-BLE/
A Dcybsp_types.h182 #define CYBSP_A2 (P10_2)
/bsp/Infineon/libraries/templates/XMC7200D/libs/TARGET_APP_KIT_XMC72_EVK/config/GeneratedSource/
A Dcycfg_pins.h55 #define CYBSP_SPI_CLK (P10_2)
/bsp/Infineon/xmc7200-kit_xmc7200_evk/libs/TARGET_APP_KIT_XMC72_EVK/config/GeneratedSource/
A Dcycfg_pins.h55 #define CYBSP_SPI_CLK (P10_2)
/bsp/Infineon/psoc6-evaluationkit-062S2/libs/TARGET_RTT-062S2/config/GeneratedSource/
A Dcycfg_pins.h53 #define CYBSP_A2 (P10_2)
/bsp/Infineon/psoc6-cy8ckit-062s4/libs/TARGET_CY8CKIT-062S4/config/GeneratedSource/
A Dcycfg_pins.h89 #define CYBSP_A2 (P10_2)
/bsp/Infineon/psoc6-cy8ckit-062-BLE/libs/TARGET_CY8CKIT-062-BLE/config/GeneratedSource/
A Dcycfg_pins.h90 #define CYBSP_A2 (P10_2)
/bsp/Infineon/psoc6-cy8ckit-062-WIFI-BT/libs/TARGET_CY8CKIT-062-WIFI-BT/config/GeneratedSource/
A Dcycfg_pins.h90 #define CYBSP_A2 (P10_2)
/bsp/Infineon/psoc6-cy8ckit-062S2-43012/libs/TARGET_CY8CKIT-062S2-43012/config/GeneratedSource/
A Dcycfg_pins.h89 #define CYBSP_A2 (P10_2)
/bsp/Infineon/libraries/templates/PSOC62/libs/TARGET_CY8CKIT-062S2-43012/config/GeneratedSource/
A Dcycfg_pins.h89 #define CYBSP_A2 (P10_2)
/bsp/m16c62p/drivers/
A Diom16c62p.h1939 unsigned char P10_2:1;/* Port P102 register */ member
/bsp/renesas/rzn2l_etherkit/
A Drzn_cfg.txt692 P10_2 L8 - ETH0_RXD1 - - Disabled - - "ETHER_ETH0: ETH0_RXD1" - None - -
918 P10_2 L8 - ETH0_RXD1 - - Disabled - - "ETHER_ETH0: ETH0_RXD1" - None - -
/bsp/renesas/rzn2l_rsk/
A Drzn_cfg.txt692 P10_2 L8 - ETH0_RXD1 - - Disabled - - "ETHER_ETH0: ETH0_RXD1" - None - -
918 P10_2 L8 - ETH0_RXD1 - - Disabled - - "ETHER_ETH0: ETH0_RXD1" - None - -

Completed in 42 milliseconds