Home
last modified time | relevance | path

Searched refs:P2_2 (Results 1 – 12 of 12) sorted by relevance

/bsp/nxp/lpc/lpc408x/
A DREADME.md70 | P2_2 | LED3 |
/bsp/nxp/lpc/lpc54608-LPCXpresso/
A DREADME.md74 | P2_2 | LED3 |
/bsp/Infineon/xmc7100d-f144k4160aa/libs/TARGET_APP_KIT_XMC71_EVK_LITE_V2/config/GeneratedSource/
A Dcycfg_pins.h250 #define CYBSP_ETH_RX_ERR (P2_2)
/bsp/nxp/lpc/lpc178x/drivers/
A Ddrv_glcd.c203 LPC_IOCON->P2_2 = 0x07; // DCLK in GLCD_Init()
/bsp/Infineon/psoc6-evaluationkit-062S2/libs/TARGET_RTT-062S2/config/GeneratedSource/
A Dcycfg_pins.h71 #define CYBSP_WIFI_SDIO_D2 (P2_2)
/bsp/Infineon/psoc6-cy8cproto-062S3-4343W/libs/TARGET_CY8CPROTO-062S3-4343W/config/GeneratedSource/
A Dcycfg_pins.h99 #define CYBSP_WIFI_SDIO_D2 (P2_2)
/bsp/Infineon/psoc6-cy8ckit-062s4/libs/TARGET_CY8CKIT-062S4/config/GeneratedSource/
A Dcycfg_pins.h111 #define CYBSP_SPI_CLK (P2_2)
/bsp/Infineon/psoc6-cy8ckit-062-WIFI-BT/libs/TARGET_CY8CKIT-062-WIFI-BT/config/GeneratedSource/
A Dcycfg_pins.h164 #define CYBSP_WIFI_SDIO_D2 (P2_2)
/bsp/Infineon/psoc6-cy8ckit-062S2-43012/libs/TARGET_CY8CKIT-062S2-43012/config/GeneratedSource/
A Dcycfg_pins.h183 #define CYBSP_WIFI_SDIO_D2 (P2_2)
/bsp/Infineon/libraries/templates/PSOC62/libs/TARGET_CY8CKIT-062S2-43012/config/GeneratedSource/
A Dcycfg_pins.h183 #define CYBSP_WIFI_SDIO_D2 (P2_2)
/bsp/Infineon/psoc6-evaluationkit-062S2/board/
A DKconfig345 int "Enable SDCARD dat2 pin,default:P2_2 --> 18"
/bsp/m16c62p/drivers/
A Diom16c62p.h1660 unsigned char P2_2:1;/* Port P22 register */ member

Completed in 53 milliseconds