Home
last modified time | relevance | path

Searched refs:P7_2 (Results 1 – 11 of 11) sorted by relevance

/bsp/Infineon/psoc6-evaluationkit-062S2/libs/TARGET_RTT-062S2/config/GeneratedSource/
A Dcycfg_pins.h155 #define CYBSP_CINB_HAL_PORT_PIN P7_2
156 #define CYBSP_CINB P7_2
/bsp/Infineon/psoc6-cy8cproto-062S3-4343W/libs/TARGET_CY8CPROTO-062S3-4343W/config/GeneratedSource/
A Dcycfg_pins.h236 #define CYBSP_CSD_SLD2_HAL_PORT_PIN P7_2
238 #define CYBSP_CSD_SLD2 P7_2
/bsp/Infineon/psoc6-cy8ckit-062s4/libs/TARGET_CY8CKIT-062S4/config/GeneratedSource/
A Dcycfg_pins.h266 #define CYBSP_CSD_SLD4_HAL_PORT_PIN P7_2
268 #define CYBSP_CSD_SLD4 P7_2
/bsp/Infineon/psoc6-cy8ckit-062-BLE/libs/TARGET_CY8CKIT-062-BLE/config/GeneratedSource/
A Dcycfg_pins.h269 #define CYBSP_CINB_HAL_PORT_PIN P7_2
270 #define CYBSP_CINB P7_2
/bsp/Infineon/libraries/templates/XMC7200D/libs/TARGET_APP_KIT_XMC72_EVK/config/GeneratedSource/
A Dcycfg_pins.h273 #define CYBSP_QSPI_D1 (P7_2)
/bsp/Infineon/xmc7200-kit_xmc7200_evk/libs/TARGET_APP_KIT_XMC72_EVK/config/GeneratedSource/
A Dcycfg_pins.h273 #define CYBSP_QSPI_D1 (P7_2)
/bsp/Infineon/psoc6-cy8ckit-062-WIFI-BT/libs/TARGET_CY8CKIT-062-WIFI-BT/config/GeneratedSource/
A Dcycfg_pins.h298 #define CYBSP_CINB_HAL_PORT_PIN P7_2
299 #define CYBSP_CINB P7_2
/bsp/Infineon/psoc6-cy8ckit-062S2-43012/libs/TARGET_CY8CKIT-062S2-43012/config/GeneratedSource/
A Dcycfg_pins.h303 #define CYBSP_CINB_HAL_PORT_PIN P7_2
304 #define CYBSP_CINB P7_2
/bsp/Infineon/libraries/templates/PSOC62/libs/TARGET_CY8CKIT-062S2-43012/config/GeneratedSource/
A Dcycfg_pins.h303 #define CYBSP_CINB_HAL_PORT_PIN P7_2
304 #define CYBSP_CINB P7_2
/bsp/Infineon/xmc7100d-f144k4160aa/libs/TARGET_APP_KIT_XMC71_EVK_LITE_V2/config/GeneratedSource/
A Dcycfg_pins.h264 #define CYBSP_QSPI_D1 (P7_2)
/bsp/m16c62p/drivers/
A Diom16c62p.h1817 unsigned char P7_2:1;/* Port P72 register */ member

Completed in 47 milliseconds