Searched refs:PIXELMUX_GPR_WR_D0_DSI0_DPIUPDATECFG_MASK (Results 1 – 1 of 1) sorted by relevance
415 #define PIXELMUX_GPR_WR_D0_DSI0_DPIUPDATECFG_MASK (0x40U) macro417 …2_t)(x) << PIXELMUX_GPR_WR_D0_DSI0_DPIUPDATECFG_SHIFT) & PIXELMUX_GPR_WR_D0_DSI0_DPIUPDATECFG_MASK)418 …UX_GPR_WR_D0_DSI0_DPIUPDATECFG_GET(x) (((uint32_t)(x) & PIXELMUX_GPR_WR_D0_DSI0_DPIUPDATECFG_MASK)…
Completed in 12 milliseconds