Home
last modified time | relevance | path

Searched refs:PL (Results 1 – 10 of 10) sorted by relevance

/bsp/hpmicro/libraries/hpm_sdk/drivers/src/
A Dhpm_gpio_drv.c15 ptr->PL[gpio_index].TOGGLE = 1 << pin_index; in gpio_toggle_pin_interrupt_trigger_polarity()
39 ptr->PL[gpio_index].CLEAR = 1 << pin_index; in gpio_config_pin_interrupt()
41 ptr->PL[gpio_index].SET = 1 << pin_index; in gpio_config_pin_interrupt()
51 ptr->PL[gpio_index].CLEAR = 1 << pin_index; in gpio_config_pin_interrupt()
53 ptr->PL[gpio_index].SET = 1 << pin_index; in gpio_config_pin_interrupt()
/bsp/nuvoton/numaker-hmi-ma35d1/board/nutool_pincfg/
A Dnutool_pincfg.cfg157 PinH17:PL.6
175 PinJ17:PL.7
193 PinK17:PL.8
211 PinL17:PL.9
212 PinL18:PL.3
230 PinM18:PL.0
248 PinN18:PL.1
266 PinP18:PL.2
/bsp/zynqmp-r5-axu4ev/
A DREADME_zh.md17 …e Logic(PL)技术将四核ARM Cortex-A53 和FPGA 可编程逻辑集成在一颗芯片上。另外核心板上 PS 端带有 4 片共 4GB 高速 DDR4 SDRAM 芯片，1 片 8GB…
/bsp/zynqmp-a53-dfzu2eg/
A DREADME.md5 正点原子 DFZU2EG MPSoC 开发板采用Xilinx的Zynq UltraScale+ MPSoC芯片作为主控芯片。它主要分为PS和PL两部分，在PS部分中主要由Arm Cortex A53…
/bsp/hpmicro/libraries/hpm_sdk/soc/HPM6200/ip/
A Dhpm_gpio_regs.h44 } PL[16]; member
/bsp/hpmicro/libraries/hpm_sdk/soc/HPM6300/ip/
A Dhpm_gpio_regs.h44 } PL[16]; member
/bsp/hpmicro/libraries/hpm_sdk/soc/HPM6800/ip/
A Dhpm_gpio_regs.h44 } PL[16]; member
/bsp/hpmicro/libraries/hpm_sdk/soc/HPM6700/ip/
A Dhpm_gpio_regs.h44 } PL[16]; member
/bsp/hpmicro/libraries/hpm_sdk/soc/HPM5300/ip/
A Dhpm_gpio_regs.h49 } PL[15]; member
/bsp/hpmicro/libraries/hpm_sdk/soc/HPM6E00/ip/
A Dhpm_gpio_regs.h44 } PL[16]; member

Completed in 21 milliseconds