Home
last modified time | relevance | path

Searched refs:PLLMul (Results 1 – 3 of 3) sorted by relevance

/bsp/stm32/libraries/STM32L1xx_HAL/STM32L1xx_HAL_Driver/Src/
A Dstm32l1xx_ll_utils.c346 …LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, UTILS_PLLInitStruct->PLLMul, UTILS_PLLInitStruct… in LL_PLL_ConfigSystemClock_HSI()
424 …LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, UTILS_PLLInitStruct->PLLMul, UTILS_PLLInitStruct… in LL_PLL_ConfigSystemClock_HSE()
462 assert_param(IS_LL_UTILS_PLLMUL_VALUE(UTILS_PLLInitStruct->PLLMul)); in UTILS_GetPLLOutputFrequency()
470 pllfreq = PLL_InputFrequency * (PLLMulTable[UTILS_PLLInitStruct->PLLMul >> RCC_CFGR_PLLMUL_Pos]); in UTILS_GetPLLOutputFrequency()
/bsp/stm32/libraries/STM32L1xx_HAL/STM32L1xx_HAL_Driver/Inc/
A Dstm32l1xx_ll_utils.h92 uint32_t PLLMul; /*!< Multiplication factor for PLL VCO input clock. member
A Dstm32l1xx_ll_rcc.h1219 __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul, uint32_t PLLDiv) in LL_RCC_PLL_ConfigDomain_SYS() argument
1221 …MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL | RCC_CFGR_PLLDIV, Source | PLLMul | PLLDi… in LL_RCC_PLL_ConfigDomain_SYS()

Completed in 13 milliseconds