Home
last modified time | relevance | path

Searched refs:PWR_OFFSET (Results 1 – 14 of 14) sorted by relevance

/bsp/wch/arm/Libraries/CH32F10x_StdPeriph_Driver/StdPeriph_Driver/src/
A Dch32f10x_pwr.c12 #define PWR_OFFSET (PWR_BASE - PERIPH_BASE) macro
16 #define CTLR_OFFSET (PWR_OFFSET + 0x00)
26 #define CSR_OFFSET (PWR_OFFSET + 0x04)
/bsp/airm2m/air32f103/libraries/AIR32F10xLib/src/
A Dair32f10x_pwr.c23 #define PWR_OFFSET (PWR_BASE - PERIPH_BASE) macro
28 #define CR_OFFSET (PWR_OFFSET + 0x00)
39 #define CSR_OFFSET (PWR_OFFSET + 0x04)
/bsp/mm32l07x/Libraries/MM32L0xx/HAL_lib/src/
A DHAL_pwr.c47 #define PWR_OFFSET (PWR_BASE - PERIPH_BASE) macro
52 #define CR_OFFSET (PWR_OFFSET + 0x00)
63 #define CSR_OFFSET (PWR_OFFSET + 0x04)
/bsp/mm32l3xx/Libraries/MM32L3xx/HAL_lib/src/
A DHAL_pwr.c47 #define PWR_OFFSET (PWR_BASE - PERIPH_BASE) macro
52 #define CR_OFFSET (PWR_OFFSET + 0x00)
63 #define CSR_OFFSET (PWR_OFFSET + 0x04)
/bsp/tkm32F499/Libraries/Hal_lib/src/
A DHAL_pwr.c47 #define PWR_OFFSET (PWR_BASE - PERIPH_BASE) macro
52 #define CR_OFFSET (PWR_OFFSET + 0x00)
63 #define CSR_OFFSET (PWR_OFFSET + 0x04)
/bsp/mm32f103x/Libraries/MM32F103/HAL_lib/src/
A DHAL_pwr.c47 #define PWR_OFFSET (PWR_BASE - PERIPH_BASE) macro
52 #define CR_OFFSET (PWR_OFFSET + 0x00)
63 #define CSR_OFFSET (PWR_OFFSET + 0x04)
/bsp/n32/libraries/N32G4FR_Firmware_Library/n32g4fr_std_periph_driver/src/
A Dn32g4fr_pwr.c59 #define PWR_OFFSET (PWR_BASE - PERIPH_BASE) macro
64 #define CTRL_OFFSET (PWR_OFFSET + 0x00)
75 #define CTRLSTS_OFFSET (PWR_OFFSET + 0x04)
/bsp/n32/libraries/N32G45x_Firmware_Library/n32g45x_std_periph_driver/src/
A Dn32g45x_pwr.c59 #define PWR_OFFSET (PWR_BASE - PERIPH_BASE) macro
64 #define CTRL_OFFSET (PWR_OFFSET + 0x00)
75 #define CTRLSTS_OFFSET (PWR_OFFSET + 0x04)
/bsp/n32/libraries/N32WB452_Firmware_Library/n32wb452_std_periph_driver/src/
A Dn32wb452_pwr.c59 #define PWR_OFFSET (PWR_BASE - PERIPH_BASE) macro
64 #define CTRL_OFFSET (PWR_OFFSET + 0x00)
75 #define CTRLSTS_OFFSET (PWR_OFFSET + 0x04)
/bsp/n32g452xx/Libraries/N32_Std_Driver/n32g45x_std_periph_driver/src/
A Dn32g45x_pwr.c59 #define PWR_OFFSET (PWR_BASE - PERIPH_BASE) macro
64 #define CTRL_OFFSET (PWR_OFFSET + 0x00)
75 #define CTRLSTS_OFFSET (PWR_OFFSET + 0x04)
/bsp/stm32/libraries/STM32L1xx_HAL/STM32L1xx_HAL_Driver/Inc/
A Dstm32l1xx_hal_pwr.h84 #define PWR_OFFSET (PWR_BASE - PERIPH_BASE) macro
87 #define PWR_CR_OFFSET_BB (PWR_OFFSET + PWR_CR_OFFSET)
88 #define PWR_CSR_OFFSET_BB (PWR_OFFSET + PWR_CSR_OFFSET)
/bsp/n32/libraries/N32L43x_Firmware_Library/n32l43x_std_periph_driver/src/
A Dn32l43x_pwr.c59 #define PWR_OFFSET (PWR_BASE - PERIPH_BASE) macro
64 #define CTRL_OFFSET (PWR_OFFSET + 0x00)
75 #define CTRLSTS_OFFSET (PWR_OFFSET + 0x04)
/bsp/n32/libraries/N32L40x_Firmware_Library/n32l40x_std_periph_driver/src/
A Dn32l40x_pwr.c59 #define PWR_OFFSET (PWR_BASE - PERIPH_BASE) macro
64 #define CTRL_OFFSET (PWR_OFFSET + 0x00)
75 #define CTRLSTS_OFFSET (PWR_OFFSET + 0x04)
/bsp/n32/libraries/N32G43x_Firmware_Library/n32g43x_std_periph_driver/src/
A Dn32g43x_pwr.c59 #define PWR_OFFSET (PWR_BASE - PERIPH_BASE) macro
64 #define CTRL_OFFSET (PWR_OFFSET + 0x00)
75 #define CTRLSTS_OFFSET (PWR_OFFSET + 0x04)

Completed in 27 milliseconds