Home
last modified time | relevance | path

Searched refs:RB_CLK_OSC32M_XT (Results 1 – 2 of 2) sorted by relevance

/bsp/wch/arm/ch579m/libraries/StdPeriphDriver/
A DCH57x_clk.c56 R16_CLK_SYS_CFG = RB_CLK_OSC32M_XT|(2<<6)|0x08; in SetSysClock()
61 R16_CLK_SYS_CFG = RB_CLK_OSC32M_XT|(0<<6)|0x02; in SetSysClock()
66 R16_CLK_SYS_CFG = RB_CLK_OSC32M_XT|(0<<6)|0x04; in SetSysClock()
86 R16_CLK_SYS_CFG = RB_CLK_OSC32M_XT|(1<<6)|12; in SetSysClock()
91 R16_CLK_SYS_CFG = RB_CLK_OSC32M_XT|(1<<6)|15; in SetSysClock()
96 R16_CLK_SYS_CFG = RB_CLK_OSC32M_XT|(1<<6)|20; in SetSysClock()
101 R16_CLK_SYS_CFG = RB_CLK_OSC32M_XT|(1<<6)|24; in SetSysClock()
106 R16_CLK_SYS_CFG = RB_CLK_OSC32M_XT|(1<<6)|30; in SetSysClock()
152 R16_CLK_SYS_CFG &= ~RB_CLK_OSC32M_XT; in HClk32M_Select()
154 R16_CLK_SYS_CFG |= RB_CLK_OSC32M_XT; in HClk32M_Select()
/bsp/wch/arm/ch579m/libraries/StdPeriphDriver/inc/
A DCH579SFR.h248 #define RB_CLK_OSC32M_XT 0x0200 // RWA, 32MHz clock source selection: 0=inter… macro

Completed in 17 milliseconds