Home
last modified time | relevance | path

Searched refs:RCC_CSR_PINRSTF_Pos (Results 1 – 25 of 28) sorted by relevance

12

/bsp/mm32f327x/Libraries/MM32F327x/Include/
A Dreg_rcc.h538 #define RCC_CSR_PINRSTF_Pos (26) macro
539 #define RCC_CSR_PINRSTF (0x01U << RCC_CSR_PINRSTF_Pos) ///< PIN reset flag
/bsp/mm32f327x/Libraries/MM32F327x/HAL_Lib/Inc/
A Dhal_rcc.h87 RCC_FLAG_PINRST = ((u8)((CSR_REG_INDEX << 5U) | RCC_CSR_PINRSTF_Pos)), ///< PIN reset flag
/bsp/stm32/libraries/STM32L1xx_HAL/STM32L1xx_HAL_Driver/Inc/
A Dstm32l1xx_hal_rcc.h614 #define RCC_FLAG_PINRST ((uint8_t)((CSR_REG_INDEX << 5U) | RCC_CSR_PINRSTF_Pos)) …
/bsp/hk32/libraries/HK32F0xx_StdPeriph_Driver/CMSIS/HK32F0xx/Include/
A Dhk32f030x4x6x8.h3331 #define RCC_CSR_PINRSTF_Pos (26U) macro
3332 #define RCC_CSR_PINRSTF_Msk (0x1U << RCC_CSR_PINRSTF_Pos) /*!< 0x04000000 */
A Dhk32f031x4x6.h3377 #define RCC_CSR_PINRSTF_Pos (26U) macro
3378 #define RCC_CSR_PINRSTF_Msk (0x1U << RCC_CSR_PINRSTF_Pos) /*!< 0x04000000 */
A Dhk32f04ax4x6x8.h3323 #define RCC_CSR_PINRSTF_Pos (26U) macro
3324 #define RCC_CSR_PINRSTF_Msk (0x1U << RCC_CSR_PINRSTF_Pos) /*!< 0x04000000 */
/bsp/stm32/libraries/STM32L1xx_HAL/CMSIS/Device/ST/STM32L1xx/Include/
A Dstm32l100xb.h4493 #define RCC_CSR_PINRSTF_Pos (26U) macro
4494 #define RCC_CSR_PINRSTF_Msk (0x1UL << RCC_CSR_PINRSTF_Pos) /*!< 0x04000000 */
A Dstm32l100xba.h4520 #define RCC_CSR_PINRSTF_Pos (26U) macro
4521 #define RCC_CSR_PINRSTF_Msk (0x1UL << RCC_CSR_PINRSTF_Pos) /*!< 0x04000000 */
A Dstm32l151xb.h4378 #define RCC_CSR_PINRSTF_Pos (26U) macro
4379 #define RCC_CSR_PINRSTF_Msk (0x1UL << RCC_CSR_PINRSTF_Pos) /*!< 0x04000000 */
A Dstm32l151xba.h4408 #define RCC_CSR_PINRSTF_Pos (26U) macro
4409 #define RCC_CSR_PINRSTF_Msk (0x1UL << RCC_CSR_PINRSTF_Pos) /*!< 0x04000000 */
A Dstm32l152xb.h4520 #define RCC_CSR_PINRSTF_Pos (26U) macro
4521 #define RCC_CSR_PINRSTF_Msk (0x1UL << RCC_CSR_PINRSTF_Pos) /*!< 0x04000000 */
A Dstm32l152xba.h4535 #define RCC_CSR_PINRSTF_Pos (26U) macro
4536 #define RCC_CSR_PINRSTF_Msk (0x1UL << RCC_CSR_PINRSTF_Pos) /*!< 0x04000000 */
A Dstm32l100xc.h4640 #define RCC_CSR_PINRSTF_Pos (26U) macro
4641 #define RCC_CSR_PINRSTF_Msk (0x1UL << RCC_CSR_PINRSTF_Pos) /*!< 0x04000000 */
A Dstm32l162xdx.h5082 #define RCC_CSR_PINRSTF_Pos (26U) macro
5083 #define RCC_CSR_PINRSTF_Msk (0x1UL << RCC_CSR_PINRSTF_Pos) /*!< 0x04000000 */
A Dstm32l162xe.h5082 #define RCC_CSR_PINRSTF_Pos (26U) macro
5083 #define RCC_CSR_PINRSTF_Msk (0x1UL << RCC_CSR_PINRSTF_Pos) /*!< 0x04000000 */
A Dstm32l152xc.h4823 #define RCC_CSR_PINRSTF_Pos (26U) macro
4824 #define RCC_CSR_PINRSTF_Msk (0x1UL << RCC_CSR_PINRSTF_Pos) /*!< 0x04000000 */
A Dstm32l152xca.h4878 #define RCC_CSR_PINRSTF_Pos (26U) macro
4879 #define RCC_CSR_PINRSTF_Msk (0x1UL << RCC_CSR_PINRSTF_Pos) /*!< 0x04000000 */
A Dstm32l152xe.h4943 #define RCC_CSR_PINRSTF_Pos (26U) macro
4944 #define RCC_CSR_PINRSTF_Msk (0x1UL << RCC_CSR_PINRSTF_Pos) /*!< 0x04000000 */
A Dstm32l162xc.h4962 #define RCC_CSR_PINRSTF_Pos (26U) macro
4963 #define RCC_CSR_PINRSTF_Msk (0x1UL << RCC_CSR_PINRSTF_Pos) /*!< 0x04000000 */
A Dstm32l162xca.h5017 #define RCC_CSR_PINRSTF_Pos (26U) macro
5018 #define RCC_CSR_PINRSTF_Msk (0x1UL << RCC_CSR_PINRSTF_Pos) /*!< 0x04000000 */
A Dstm32l151xca.h4736 #define RCC_CSR_PINRSTF_Pos (26U) macro
4737 #define RCC_CSR_PINRSTF_Msk (0x1UL << RCC_CSR_PINRSTF_Pos) /*!< 0x04000000 */
A Dstm32l151xdx.h4801 #define RCC_CSR_PINRSTF_Pos (26U) macro
4802 #define RCC_CSR_PINRSTF_Msk (0x1UL << RCC_CSR_PINRSTF_Pos) /*!< 0x04000000 */
A Dstm32l151xe.h4801 #define RCC_CSR_PINRSTF_Pos (26U) macro
4802 #define RCC_CSR_PINRSTF_Msk (0x1UL << RCC_CSR_PINRSTF_Pos) /*!< 0x04000000 */
A Dstm32l151xc.h4681 #define RCC_CSR_PINRSTF_Pos (26U) macro
4682 #define RCC_CSR_PINRSTF_Msk (0x1UL << RCC_CSR_PINRSTF_Pos) /*!< 0x04000000 */
A Dstm32l152xdx.h4943 #define RCC_CSR_PINRSTF_Pos (26U) macro
4944 #define RCC_CSR_PINRSTF_Msk (0x1UL << RCC_CSR_PINRSTF_Pos) /*!< 0x04000000 */

Completed in 1607 milliseconds

12