Home
last modified time | relevance | path

Searched refs:RCD (Results 1 – 19 of 19) sorted by relevance

/bsp/allwinner/libraries/sunxi-hal/hal/source/usb/storage/Disk/
A DBlkDev.c875 hal_log_info("RCD = %d", mscLun->RCD); in Pr__s32DiskInfo()
1260 mscLun->RCD = (buffer[CachepageAddr + 2] & 0x01) ? 1 : 0; /* bit0 */ in ReadCacheType()
1265 mscLun->RCD = 0; in ReadCacheType()
1272 mscLun->RCD = 0; in ReadCacheType()
1320 mscLun->RCD = 0; in GetDiskInfo()
1332 mscLun->RCD = 0; in GetDiskInfo()
/bsp/renesas/ra8d1-vision-board/ra/board/ra8d1_ek/
A Dboard_sdram.c230 R_BUS->SDRAM.SDTR_b.RCD = BSP_PRV_SDRAM_TRCD - 1U; /* set ACTIVE to READ/WRITE delay cycles */ in bsp_sdram_init()
/bsp/renesas/ra8d1-ek/ra/board/ra8d1_ek/
A Dboard_sdram.c230 R_BUS->SDRAM.SDTR_b.RCD = BSP_PRV_SDRAM_TRCD - 1U; /* set ACTIVE to READ/WRITE delay cycles */ in bsp_sdram_init()
/bsp/renesas/ra8d1-vision-board/board/ports/
A Ddrv_sdram.c227 R_BUS->SDRAM.SDTR_b.RCD = BSP_PRV_SDRAM_TRCD - 1U; /* set ACTIVE to READ/WRITE delay cycles */ in drv_sdram_init()
/bsp/renesas/ra8d1-ek/board/ports/
A Ddrv_sdram.c219 R_BUS->SDRAM.SDTR_b.RCD = BSP_PRV_SDRAM_TRCD - 1U; /* set ACTIVE to READ/WRITE delay cycles */ in drv_sdram_init()
/bsp/allwinner/libraries/sunxi-hal/hal/source/usb/storage/include/
A Dusb_msc_i.h168 unsigned int RCD: 1; /* cache读允许 */ member
/bsp/CME_M7/StdPeriph_Driver/inc/
A Dcmem7.h7442 …__IO uint32_t RCD; /*!< t(RCD) … member
/bsp/renesas/ra4m2-eco/ra/fsp/src/bsp/cmsis/Device/RENESAS/Include/
A DR7FA4M2AD.h357 …__IOM uint32_t RCD : 2; /*!< [13..12] Row Column Latency ( RCD+1 cycles ) … member
/bsp/renesas/ra4e2-eco/ra/fsp/src/bsp/cmsis/Device/RENESAS/Include/
A DR7FA4E2B9.h339 …__IOM uint32_t RCD : 2; /*!< [13..12] Row Column Latency ( RCD+1 cycles ) … member
/bsp/renesas/ra6e2-fpb/ra/fsp/src/bsp/cmsis/Device/RENESAS/Include/
A DR7FA6E2BB.h339 …__IOM uint32_t RCD : 2; /*!< [13..12] Row Column Latency ( RCD+1 cycles ) … member
/bsp/renesas/ra6m3-hmi-board/ra/fsp/src/bsp/cmsis/Device/RENESAS/Include/
A DR7FA6M3AH.h348 …__IOM uint32_t RCD : 2; /*!< [13..12] Row Column Latency ( RCD+1 cycles ) … member
/bsp/renesas/ebf_qi_min_6m5/ra/fsp/src/bsp/cmsis/Device/RENESAS/Include/
A DR7FA6M5BH.h357 …__IOM uint32_t RCD : 2; /*!< [13..12] Row Column Latency ( RCD+1 cycles ) … member
/bsp/renesas/ra8m1-ek/ra/fsp/src/bsp/cmsis/Device/RENESAS/Include/
A DR7FA8M1AH.h355 …__IOM uint32_t RCD : 2; /*!< [13..12] Row Column Latency ( RCD+1 cycles ) … member
/bsp/renesas/ra8d1-vision-board/ra/fsp/src/bsp/cmsis/Device/RENESAS/Include/
A DR7FA8D1BH.h355 …__IOM uint32_t RCD : 2; /*!< [13..12] Row Column Latency ( RCD+1 cycles ) … member
/bsp/renesas/ra8d1-ek/ra/fsp/src/bsp/cmsis/Device/RENESAS/Include/
A DR7FA8D1BH.h355 …__IOM uint32_t RCD : 2; /*!< [13..12] Row Column Latency ( RCD+1 cycles ) … member
/bsp/renesas/ra2l1-cpk/ra/fsp/src/bsp/cmsis/Device/RENESAS/Include/
A Drenesas.h391 …__IOM uint32_t RCD : 2; /*!< [13..12] Row Column Latency ( RCD+1 cycles ) … member
/bsp/renesas/ra6m4-cpk/ra/fsp/src/bsp/cmsis/Device/RENESAS/Include/
A Drenesas.h391 …__IOM uint32_t RCD : 2; /*!< [13..12] Row Column Latency ( RCD+1 cycles ) … member
/bsp/renesas/ra6m4-iot/ra/fsp/src/bsp/cmsis/Device/RENESAS/Include/
A Drenesas.h391 …__IOM uint32_t RCD : 2; /*!< [13..12] Row Column Latency ( RCD+1 cycles ) … member
/bsp/renesas/ra6m3-ek/ra/fsp/src/bsp/cmsis/Device/RENESAS/Include/
A Drenesas.h391 …__IOM uint32_t RCD : 2; /*!< [13..12] Row Column Latency ( RCD+1 cycles ) … member

Completed in 4703 milliseconds